JVC RX-DV5RSL, Руководство по обслуживанию

Страница: 29 / 105

1-29
RX-DV5RSL
3.Pin function (2/4)
Pin No.
43
44
45, 46
47
48
49
50-52
53
54, 55
56
57
58-61
62
63, 64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
Symbol
MD
VDDIO
MD
VSS
MD
VSSIO
MD
VDDIO
MD
MD
VSSIO
MD
VDDIO
MD
DQM
CS1
VSSIO
SPDIF
VSS
AIN
AOUT3
AOUT2
AOUT1
AOUT0
VDDIO
PCMCLK
VDD
ACLK
LRCLK
SRST
RSTP
VSSIO
RXD1
SSPIN1/BAUD1
VSS
SSPOUT1/DTR1
SSPCLK1/CTS1
SSPCLK0/RTS1
VDD
SSPIN0/BAUD0
VDDIO
SSPOUT0/DTR0
TXD0
RXD0
CTS0
RTS0
VSSIO
CXI
CXO
OSCVSS
OSCVDD
MVCKVDD
SCEN
MVCKVSS
ACLKVSS
SCMD
ACLKVDD
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
O
O
O
I
O
O
O
O
O
O
O
O
I
I
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I
I/O
I/O
I
O
I
I
Function
SDRAM data bus
I/O pad power =3.3V
SDRAM data bus
Core and Ring ground
SDRAM data bus
I/O pad ground
SDRAM data bus
I/O pad power =3.3
VSDRAM data bus
SDRAM data bus
I/O pad ground
SDRAM data bus
I/O pad power =3.3V
SDRAM data bus
SDRAM data byte enables
SDRAM extension bank chip select
I/O pad ground
S/PDIF digital audio output
Core and Ring ground
Digital audio input for digital micro
Serial audio output data to audio DAC for Lch and Rch for down-mixed stereo
Serial audio output data to audio DAC for SLch and SRch
Serial audio output data to audio DAC for Cch and LFEch
Serial audio output data to audio DAC for Lch and Rch
I/O pad power =3.3V
Audio DAC PCM sampling click frequency, common clock for DACs and ADC
Core power =1.8V
Audio interface serial data clock, common clock for DACs and ADC
L/R channel clock, common clock for DACs and ADC
Active low RESET signal for peripheral reset
RESET input pin form system
I/O pad ground
UART1 serial data input from external serial devise
SSP1 data in or 16X clock for USART function in UART1
Core and Ring ground
SSP1data out or UART1 data-terminal-ready signal
SSP1clock or UART1 clear-to-send signal
SSP0 clock or request-to-send function in UART1
Core power =1.8V
SSP0 data in or 16X clock for USART function in UART0
I/O pad power =3.3V
SSP0 data out or UART0 data-terminal-ready signal
UART0 serial data output to an external serial device
UART0 serial data input from external serial device
UART0 clear-to-send signal
UART0 request-to-send signal
I/O pad ground
Crystal input pin for on-chip oscillator or system input clock
Crystal output pin for on-chip oscillator
Oscillator ground
Oscillator power
Main and video clock PLL power
Scan chain test enable
Main and video clock PLL ground
Audio clock PLL ground
Scan chain test mode
Audio clock PLL power