IWILL XP333, Руководство пользователя, Страница: 38 / 68

38
Chapter 4 BIOS Setup
System BIOS Cacheable
When enabled, accesses to the system BIOS are cached.
[Enabled(Default Value), Disabled]
DRAM Performance
Select the performance parameter of the installed DRAM. Do not
reset this field from the default value by the system designer
unless you install new memory that has a different performance
rating than the original DRAMs.
[Auto (by SPD) (Default Value) Failsafe, Slow, Normal, Fast,
Ultra, Ultra2]
The first chipset settings deal with CPU access to dynamic
random access memory (DRAM). The default timings have been
carefully chosen and should only be altered if data is being lost.
Such a scenario might well occur if your system had mixed speed
DRAM chips installed. Longer delays might result, however this
preserves the integrity of the data held in the slower memory
chips.
DRAM CAS Select
Select the number of clock cycles of CAS latency depends on the
DRAM timing.
DRAM Timing Select