2
Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the
reader is cautioned to verify that the Application Note or Technical Brief is current before proceeding.
For information regarding Intersil Corporation and its products, see www.intersil.com
July 15, 2010
AN1568.0
1
Title
Size:
Date:
Revision:
Sheet
of
B
Title
Size:
Date:
Revision:
Sheet
of
B
FAULT
17
VIN
19
FSW
3
VDDIO
1
COMP
18
PWM
20
EN
2
RFPWM/Direct PWM
13
GND
9
FB1
12
FB2
11
FB3
10
FB4
8
FB5
7
FB6
6
OVP
14
ISET
4
FPO
5
PGND
15
LX
16
U1
IS
L
9
7676
D1
SS25
R15
10K
R14
358K
C10
10
0pF
/5
0V
C11
360nF
C6
4.
7u
F
/5
0
V
C7
4.
7u
F
/5
0
V
C8
4.
7u
F
/5
0
V
C9
4.
7u
F
/5
0
V
LED1
LED2
LED3
LED4
LED5
LED6
LED7
LED8
LED9
LED10
LED11
LED12
LED13
LED26
LED25
LED24
LED23
LED22
LED21
LED20
LED19
LED18
LED17
LED16
LED15
LED14
LED27
LED28
LED29
LED30
LED31
LED32
JP9
JP10
JP11
JP12
LED33
LED34
LED35
LED36
LED37
LED38
LED39
LED52
JP13
LED51
LED50
LED49
LED48
LED47
LED46
LED45
LED44
JP14
LED55
LED56
LED57
LED58
LED59
LED60
LED61
LED62
LED64
LED65
LED78
LED77
LED76
LED75
LED74
LED73
LED43
LED42
LED41
LED40
LED53
LED63
LED72
LED54
LED71
LED70
LED69
LED68
LED67
LED66
JP16
JP17
JP18
JP19
JP20
JP15
C1
5
4.
7n
F
C1
4
4.
7n
F
C1
3
4.
7n
F
C1
2
4.
7n
F
C1
6
4.
7n
F
C1
7
4.
7n
F
J14
Vout
JP8
JP24
JP23
JP22
JP21
JP25
JP26
JP27
JP28
JP29
R12
50K
C2
0.
1
u
F
/5
0
V
J1(Vin)
VIN= 4.75 ~26V
JP1
C1
10
u
F
/5
0V
1
2
5
6
4
3
Q1
FDMA530PZ
L1
10uH
J4
LX
1 2
WR
R11
1M
R4
Open
C3
1uF/50V
R5
150K
R6
100K
C4
3.3nF
R9
10k
C5
390pf
J13
PWM
J3
FAULT
8-13-2009
C18
Op
en
R16
Open
R17
Open
JP7
J5
J5
J6
J6
J7
J7
J8
J8
J9
J9
FB1
TP1
FB2
TP2
FB3
TP3
FB4
TP4
FB5
TP5
FB6
TP6
J2 (VLogic)
Vlogic
1
2
3
4
5
6
7
8
9
10
HDR1
HE
ADE
R
1
0(
F
M
al
e)
JP3
JP4
J10
SDA
J11
SCL
R10
2K
R13
5K
1
3
2
SW2
SPDT
1
3
2
SW1
SPDT
1
3
2
J12
SW1
SW2
1
3
3
1
1
1
3
3
1.2MHZ _ No Phase Shift
1.2MHZ _ with Phase Shift
600KHZ _ with Phase Shift
600KHZ _ No Phase Shift
P
osi
ti
on
S
el
e
ct
in
g
R8
4.7K
R7
4.7K
R18
100
SCL
SD
A
EN
JP30
1
3
2
JP5
FIGURE 2. ISL97676 EVALUATION BOARD SCHEMATIC
Application Note 1568
