Intel ABHiQV, Руководство пользователя

Страница: 7 / 19

4 User’s Guide
&+,36

ABHiQV (Fab Rev. C) Subject to Change Without Notice Revision 1.1 7/15/98
Table 1: DKHiQV-PCI (Rev. A) Board Configuration Settings For B69000,
TV Out And Multimedia Disabled
Note: Refer to Figure 3 for jumper locations.
Notes: *Schematic reference and functional category
**’on’ - jumper plug is installed
’off’ - jumper plug is not installed
1. Set potentiometer R59 for panel requirements.
2. Set potentiometer R75 for 3.3V on W24, pin 3.
3. Set potentiometer R76 for 3.3V on W25, pin 3.
4. Set potentiometer R82 for panel requirements.
Jumper Function* State** Jumper Function* State**
W1 sh.2, STANDBY off W33 sh.4, BVCC55X 2-3
W2 sh.5, TV out off W34 sh.4, XVCC55X 2-3
W3 sh.2, 14MHz off W35 sh.4, 3VMAIN 1-2
W4 sh.5, TV out 1-2 W36 sh.2, CVCC 1-2
W5 sh.2, TV out 1-2 W37 sh.5, M/PCLK 2-3
W6 sh.5, TV out off W38 sh.5, Panel V
DD
2-3
W7 sh.5, DDC pull up 2-3 W39 sh.5, VEESAFE by R82 off
W8 sh.2, TV out off W40 sh.2, int # on
W9 sh.2, GVCC 2-3 JP1 sh.5, CRTdrive off
W10 sh.3, PCI on JP2 sh.5, CRTdrive off
W11 sh.3, PCI off JP3 sh.5, CRTdrive off
W12 sh.5, VEESAFE off JP4 sh.5, Panel VCC off
W13 sh.5, VEESAFE off JP5 sh.2, I2C All off
W14 sh.5, VEESAFE on JP6 sh.2, I2C All off
W15 sh.5,VDDSAFE on JP7 sh.2, DDC 1-2 & 3-4
W16 sh.5,VDDSAFE off JP8 sh.2, DDC All off
W17 sh.5,VDDSAFE off JP9 sh.2, GPIO All off
W18 sh.5, +12SAVE off JP10 sh.2, GPIO 1-4 & 2-3
W19 sh.5, +12SAVE on JP11 sh.2, GPIO 1-4 & 2-3
W20 sh.5, +12SAVE off JP12 sh.2, GPIO 3-4
W21 sh.5, VEESAFE all off JP13 sh.2, CSYNC/HSYNC off
W23 sh.4, 3VREG2 off JP15 sh.2, P34 on
W24 sh.4, PVCC/SVCC 2-3 JP16 sh.2, P35 on
W25 sh.4, PVCC/SVCC 2-3 JP17 sh.2, P32 on
W26 sh.4, OCSVCC 1-2 JP18 sh.2, P30 on
W27 sh.4, AVCC55X 2-3 JP19 sh.2, P33 on
W28 sh.4, IVCC55X 2-3 JP20 sh.2, P31 on
W29 sh.4, IVCC55X 2-3 R59 sh.5, VEESAFE Note (1)
W30 sh.4, DVCC55X 2-3 R75 sh.4, 3VREG2 Note (2)
W31 sh.4, MVCC55X 2-3 R76 sh.4, 3VMAIN Note (3)
W32 sh.4, RAMVCC 2-3 R82 sh. 5, VEESAFE Note (4)