82562EZ(EX)/82547GI(EI) Dual Footprint Design Guide
19
3.3.8
82547GI(EI) Device Test Capability
The 82547GI(EI) Gigabit Ethernet Controller contains a test access port conforming to the IEEE
1149.1a-1994 (JTAG) Boundary Scan specification. To use the test access port, connect these balls
to pads accessible by your test equipment. Be sure to connect the TRST# input to ground through a
pull-down resistor (approximately 1k value) so that the test capability cannot be invoked by
mistake.
A BSDL (Boundary Scan Definition Language) file describing the 82547GI(EI) device is available
for use in your test environment.
The controller also contains an XOR test tree mechanism for simple board tests. Details of XOR
tree operation may be obtained through your Intel representative.
Содержание 82547EI
Страница 1: ...82562EZ EX 82547GI EI Dual Footprint Design Guide Networking Silicon 317520 002 Revision 2 2...
Страница 4: ...iv 82562EZ EX 82547GI EI Dual Footprint Note This page is intentionally left blank...
Страница 8: ...viii 82562EZ EX 82547GI EI Dual Footprint Design Guide Note This page intentionally left blank...
Страница 14: ...82562EZ EX 82547GI EI Dual Footprint Design Guide 6 Note This page intentionally left blank...
Страница 28: ...82562EZ EX 82547GI EI Dual Footprint Design Guide 20 Note This page intentionally left blank...
Страница 40: ...82562EZ EX 82547GI EI Dual Footprint Design Guide 32 Note This page intentionally left blank...
Страница 42: ...82562EZ EX 82547GI EI Dual Footprint Design Guide 34 Note This page intentionally left blank...
Страница 50: ...82562EZ EX 82547GI EI Dual Footprint Design Guide 42 Note This page is intentionally left blank...
Страница 58: ...82562EZ EX 82547GI EI Dual Footprint Design Guide 50 Note This page intentionally left blank...
Страница 66: ...82562EZ EX 82547GI EI Dual Footprint Design Guide 58 Note This page intentionally left blank...