Debug Unit
BAI
17:14
Byte access ignore. Each bit of this field determines
whether a match occurs on an access to a specific byte
of the database (BAI[0] controls matching for data bus
bits 7:0; BAI[1] controls matching for data bus bits 15:8,
etc.)., with the polarity of each bit, as follows:
0: condition depends on access to corresponding byte
1: access for corresponding byte is
ignored
R/W
0
NoSB
13
Controls whether condition for data breakpoint is ever
fulfilled on a store access:
0: Condition can be fulfilled on store access
1: Condition is never fulfilled on store access
R/W
0
NoLB
12
Controls whether condition for data breakpoint is ever
fulfilled on a load access:
0: Condition can be fulfilled on load access
1: Condition is never fulfilled on load access
R/W
0
BLM
7:4
Byte lane mask for value compare on data breakpoint.
BLM[0] masks byte at bits [7:0] of the data bus, BLM[1]
masks byte at bits [15:8], etc.:
0 : Compare corresponding byte lane
1: Mask corresponding byte lane
Debug software must adjust for endianess when
programming this field.
R/W
0
TE
2
Use data breakpoint
n
as triggerpoint:
0: do not use it as triggerpoint.
1: use it as triggerpoint.
R/W
0
BE
0
Use data breakpoint
n
as breakpoint:
0: do not use it as breakpoint.
1: use it as breakpoint.
R/W
0
0
31:24,
22:18,
11:8,
3, 1
Must be written as zero; returns zero on read.
R
0
9.9.3.6 Data Breakpoint Value n (DBVn) Register
The Data Breakpoint Value n (
DBVn
) register has the value used in the condition for data breakpoint n.
Figure 9.14 DBVn Register Format
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
DBV
XBurst®2
CPU Core Programming Manual
Copyright © 2005-2020 Ingenic Semiconductor Co., Ltd. All rights reserved.
121
Содержание XBurst 2 CPU Core
Страница 1: ...XBurst 2 CPU Core Programming Manual Release Date June 2 2017 ...
Страница 9: ......