Infineon PG-LQFP Скачать руководство пользователя страница 9

  

Additional Information 

9 of 20 

Revision 6.0  

 

 

2020-11-12 

 

Recommendations for Board Assembly of Infineon Quad Flat 
Packages 

  

Printed Circuit Board 

   

Further details and specific footprint recommendations can be found in Infineon package data that is available 
on the Infineon web page [1]. Please choose a specific package when searching the data base, which will then 
show you an example of the stencil aperture layout for each package. 

2.3

 

Via-in-Pad Design 

Thermal and electrical connections to the inner and/or bottom copper planes of the PCB are usually created by 
plated through-hole vias in the board. The heat is then transferred from the chip over the package die pad and 
the solder joint to the thermal pad on the board and further through the PCB by the thermal vias. 

The diameter and the number of vias in the thermal pad depend on the specific thermal requirements of the 
final product, the power consumption of the product, the application, and the construction of the PCB. A 
typical hole diameter for thermal vias is 0.2 - 0.5 mm. An array with 1.0 - 1.2 mm pitch can be a reasonable 
starting point for further design optimization. The implementation of thermal vias has several impacts on the 
board assembly as outlined below. A constant increase of number of vias does not necessarily translate into a 
constant decrease of the thermal resistance of the entire assembly set-up. Thermal and electrical analysis 
and/or testing together with a proper board assembly design procedure are recommended to determine the 
optimum number of vias needed. 

One of the primary exposed pad design objectives, besides the thermal management, should be to avoid the 
penetration of the vias by solder. Consequences of solder penetration can be a decreased stand-off between 
the PCB and the package, an increased void formation ultimately resulting in an insufficient solder joint area, or 
surplus solder on the opposite side of the PCB. 

A first approach for risk reduction should be the prevention of a direct print of solder paste on the via orifice. 
Since the stencil for large area prints such as on die pads is usually segmented, it is a good practice to position 
the vias under the beam intersections of the aperture as shown i

Figure 5

With such an approach, a good 

solder joint on a central die pad can be formed using vias that remain open on both sides of the board. 

Despite the precautionary stencil design approach, the solder can move into the via, driven by the wetting 
forces. If the solder then protrudes to the opposite side of the PCB, it may interfere with a second solder paste 
print process. To minimize the effect, dummy areas on the opposite side as shown i

Figure 7

 can catch the 

surplus solder to avoid beading and solder lumping. 

 

 

Figure 7

 

Wettable “dummy” area on the opposite side of the board surrounds the vias to act as a 
buffer for surplus solder. 

In case the solder variance in volume below the die pad is too high due to the wetting of vias, they can be 
closed by “tenting.” This process includes covering the vias by a solder mask (e.g. dry-film solder mask). If the 
via tenting is done only on the opposite side of the board, the voiding rate will increase significantly. Another 
method to close vias is called “plugging” (filling with epoxy), followed by overplating. Very small vias (100 µm in 

Содержание PG-LQFP

Страница 1: ...al Information Please read the Important Notice and Warnings at the end of this document Revision 6 0 www infineon com page 1 of 20 2020 11 12 Recommendations for Board Assembly of Infineon Quad Flat...

Страница 2: ...1 1 QFP Package Type 4 1 2 Package Features and General Handling Guidelines 4 2 Printed Circuit Board 7 2 1 Routing 7 2 2 Pad Design 7 2 3 Via in Pad Design 9 3 PCB Assembly 11 3 1 Solder Paste Stenci...

Страница 3: ...ge IC Integrated Circuit I O Input Output LF Lead Frame LQFP Low profile Quad Flat Package MQFP Metric Quad Flat Packages MSL Moisture Sensitivity Level Ni Pd Au Nickel Palladium Gold NSMD Non Solder...

Страница 4: ...ches The typical pitch of Low profile Quad Flat Packages LQFP and Thin Quad Flat Packages TQFP is of 0 5 mm The latter also provides a pitch down to 0 4 mm Metric Quad Flat Packages MQFP have a typica...

Страница 5: ...hen soldered to the PCB The distance between the I O lead seating plane and the exposed pad landing area at the package bottom is defined as the package stand off On QFP it can vary around the nominal...

Страница 6: ...of Infineon Quad Flat Packages Package Description Figure 3 Soldered gullwing leads with post mold plated Sn left and with pre plated Ni Pd Au right For further information about the specific compone...

Страница 7: ...ed for QFP components The approach applies to the peripheral terminations as well as to the exposed pads Mixing different pad definition types in one footprint is not recommended The exposed pads of Q...

Страница 8: ...to the lead top plane is used to take into account the lower bend angle The PCB pad and therefore the solder paste print should have a distinct distance to the package mold in order to avoid an uncle...

Страница 9: ...One of the primary exposed pad design objectives besides the thermal management should be to avoid the penetration of the vias by solder Consequences of solder penetration can be a decreased stand of...

Страница 10: ...g voids during reflow soldering In case it is not necessary to provide a direct connection from the solder pad under the exposed die pad to the inner layers of the PCB the vias can be placed next to t...

Страница 11: ...l design adaptations to reach the optimum amount of solder the stencil thickness the PCB pad finish solder mask quality the via layout and the solder paste type should be considered In every case appl...

Страница 12: ...or quality engineer 3 4 Reflow Soldering For PCB assembly of QFP components the widely used method of reflow soldering in a forced convection oven is recommended Soldering in a nitrogen atmosphere ca...

Страница 13: ...urface This shape will be frozen during cooling and therefore will result in a higher stand off on the bottom side after the reflow process Heavy vibrations in a reflow oven may cause devices to drop...

Страница 14: ...lux is recommended whose residues usually do not have to be removed after the soldering process In case the solder joints have to be cleaned the cleaning method e g ultrasonic spray or vapor cleaning...

Страница 15: ...ause the plating does not melt together with the solder during reflow For engineering tasks cross sectioning can offer detailed information about the solder joint quality Due to its destructive charac...

Страница 16: ...t the solder paste and the reflow profile For thermal evaluations the entire thermal path must be considered as well as all boundary conditions such as the application environment or the electrical us...

Страница 17: ...ior to rework might be necessary A proper drying procedure for SMD packages is described in the international J STD 033 standard 5 Please also refer to the recommendations of your PCB manufacturer and...

Страница 18: ...D 3 Electronic Components Industry Association Assembly and Joining Processes and JEDEC Solid State Technology Association Committee EIA IPC JEDEC J STD 002 Solderability Tests for Component Leads Ter...

Страница 19: ...2 Recommendations for Board Assembly of Infineon Quad Flat Packages Revision History Revision History Page or reference Major changes since the last revision Section 6 Rework Update of sample conditio...

Страница 20: ...property rights of any third party with respect to any and all information given in this application note The data contained in this document is exclusively intended for technically trained staff It i...

Отзывы: