3 - 7
MAIN CPU2 (LOGIC/LOGIC-A UNIT; IC604)
5–9
H8_A0–
A4,
11–17 H8_A5–A11, Output address bus signals.
19, 20 H8–A12, A13,
21
UNLKA
Input port for hte PLL unlock signal
from the PLL unit.
22
UNLKB
Input port for hte PLL unlock signal
from the PLL unit.
23
ECK
Outputs clock signal to the EEPROM.
24
EDT
I/O port for the data signal from/to the
EEPROM.
26
DSCLA
Outputs clock signal to the EEPROM
on the RF-Aunit.
27
DSDAA
I/O port for the data signal from/to the
28
DSCLB
Outputs clock signal to the EEPROM
on the LOGIC/LOGIC-A UNIT.
EEPROM on the LOGIC/LOGIC-A
UNIT.
29
DSDAB
I/O port for the data signal from/to the
EEPROM on the LOGIC/LOGIC-A
UNIT.
30
RTKI
Input port for the RTTY keying signal.
31
TRVI
Input port for the transverter control
signal from ACC jack on the rear panel.
33
SDAT
Outputs data signals to the DDS, PLL
and DSPICs on the SCOPE/TV/TV unit.
34
SST2
Outputs strobe signal to the PLL IC on
the SCOPE/TV unit.
35
EXRL1
Outputs external SEND relay (lead
type) control signal.
High : The relay switches ON.
36
EXRL2
Outputs external SEND relay (semi-
conductor type) control signal.
High : The relay switches ON.
42
PCK/CON0 Outputs clock signal to the PLL ICs.
43
PDAT/CON1 Outputs data signal to the PLL ICs.
46
PSLA
Outputs strobe select signal to the
PLL ICs.
47
PSTA
Outputs strobe signal to the PLL ICs.
48
PSLB
Outputs strobe select signal to the
PLL IC.
49
PSTB
Outputs strobe signal to the PLL IC.
51
MCK
Outputs clock signal to the ICs (other
than PLL, SCOPE/TV and DSP ICs).
52 MDAT
Outputs data signal to the ICs (other
than PLL, SCOPE/TV and DSP ICs).
54
CTXD
Output port for the CI-V data.
55
CRXD/CBSY
Input port for the CI-V data and CI-V
bus busy signals.
56
DSPCK
Outputs clock signal to the DSP IC.
57
DSPR
Outputs data signal to the DSP IC.
58
ISTA
Outputs start signal to the internal
antenna tuner.
59
SST1
Outputs chip select signal to the DDS
IC on the SCOPE/TV unit.
60
SPS0
Outputs profile select signal to the
DDS IC on the SCOPE/TV unit.
61
SCK
Outputs clock signals to the DDS, PLL
and DSP ICs on the SCOPE/TV unit.
63–69, 71, H8_D0–
I/O port for data bus signals.
73–80
H8_D15
81
MUTI
Input port for the external mute control
signal.
High : Mute ON.
83
NSQA
Input port for the noise pulse signal
from the MAIN unit.
104
OCK
Input port for the noise pulse signal
from the MAIN unit.
105
ODAT
Outputs serial data to the OSC unit.
Outputs chip select signal to the OSC
unit.
Outputs REFcontrol signal to the OSC
unit.
(Commonly used for DDS)
106
OCS
107
OSS1
High : Outputs reference signal.
Outputs REF select signal to the OSC
unit.
High : External reference signal.
108
OSS2
109 FRWT
Outputs farm-up control signal.
Low : Output control signal.
110 DULS
Outputs AF mute control signal to the
RX circuit.
Low : Squelch is open.
113
LPLVL
Input port for the “FOR” signal.
114
HPLV Input port for the “REF” signal.
115
2PLV
Input port for 2nd LO signal.
( for monitoring.)
Input port for 3rd LO signal.
( for monitoring.)
116 3PLV
117 CMETL
Input port for the VD meter control signal.
118
UNLK
Input port for PLL unlock signal from
PL IC.
Pin
Port
Description
number
name
Pin
Port
Description
number
name
138 SDSPCK
Outputs clock signal to the D/A con-
verter (IC603).
140
DFRS
Outputs serial data signal for command
data.
142
SDSPR
Outputs clock signal for command data.