
•
Vs: Supervisor mode valid bit. Used with MSR[PR] to restrict translation for some block addresses.
•
Vp: User mode valid bit. Used with MSR[PR] to restrict translation for some block addresses.
•
PP: Protection bits for block.
5.5.2.3.5 Address translation mechanisms
The following simplified flowchart describes the process of selecting an address translation mechanism based
on the MSR settings for instruction (IR) or data (DR) access. For performance measurement, the processor
concurrently starts both Block Address Translation (BAT) and Segment Address Translation. BAT takes
precedence; therefore, if BAT is successful, Segment Address Translation result is not used.
The following sections describe the three address translation mechanisms, and the access controls they
perform.
102
Figure 5-46: Address translation method selection
Figure 5-45: Block Address Translation entry
Содержание Novell 10 SP1 EAL4
Страница 1: ...SUSE Linux Enterprise Server 10 SP1 EAL4 High Level Design Version 1 2 1...
Страница 23: ...11...
Страница 29: ...17...
Страница 43: ...31...
Страница 54: ...42 Figure 5 8 New data blocks are allocated and initialized for an ext3 field...
Страница 117: ...105 Figure 5 48 Page Address Translation and access control...
Страница 125: ...113 Figure 5 54 31 bit Dynamic Address Translation with page table protection...
Страница 126: ...114 Figure 5 55 64 bit Dynamic Address Translation with page table protection...
Страница 172: ...160 Figure 5 79 System x SLES boot sequence...
Страница 214: ...202...