![IBM Novell 10 SP1 EAL4 Скачать руководство пользователя страница 113](http://html1.mh-extra.com/html/ibm/novell-10-sp1-eal4/novell-10-sp1-eal4_design-manual_4190246113.webp)
•
DR: Data Address Translation. The value of 0 disables translation, and the value of 1 enables
translation.
5.5.2.3.2 Page descriptor
Pages are described by Page Table Entries (PTEs). The operating system generates and places PTEs in a page
table in memory. A PTE on SLES is 128 bits in length. Bits relevant to access control are Page protection
bits (PP), which are used with MSR and segment descriptor fields to implement access control.
5.5.2.3.3 Segment descriptor
Segments are described by Segment Table Entries (STEs). The operating system generates and places STEs
in segment tables in memory. Each STE is a 128-bit entry that contains information for controlling segment
search process, and for implementing the memory-protection mechanism.
Ks: Supervisor-state protection key
•
Kp: User-state protection key
•
N: No-execute protection bit
5.5.2.3.4 Block descriptor
For address translation, a pair of special-purpose registers called upper and lower BAT (Block Address
Translation) registers, which contain effective and physical addresses for the block, define each block.
101
Figure 5-43: Page table entry
Figure 5-44: Segment Table Entry
Содержание Novell 10 SP1 EAL4
Страница 1: ...SUSE Linux Enterprise Server 10 SP1 EAL4 High Level Design Version 1 2 1...
Страница 23: ...11...
Страница 29: ...17...
Страница 43: ...31...
Страница 54: ...42 Figure 5 8 New data blocks are allocated and initialized for an ext3 field...
Страница 117: ...105 Figure 5 48 Page Address Translation and access control...
Страница 125: ...113 Figure 5 54 31 bit Dynamic Address Translation with page table protection...
Страница 126: ...114 Figure 5 55 64 bit Dynamic Address Translation with page table protection...
Страница 172: ...160 Figure 5 79 System x SLES boot sequence...
Страница 214: ...202...