Harris HSP50210EVAL Скачать руководство пользователя страница 4

4

Requirements for the Control/Status Software Program

In order to properly operate the Control/Status software pro-
gram included in the evaluation kit, the PC must meet the fol-
lowing requirements:

PC/XT/AT or 100% compatible with a minimum of 640K of
RAM

DOS Version 3.0 or higher

One serial port with 9 pin connector (COM1 or COM2)

Installing the Software

The instructions that follow will load both the
HSP50110/210EVAL and SERINADE software onto the “C”
drive of the computer. If you do not wish to run the software
from the “C” drive, consult your computer user’s manual for
operation from another drive. It is always smart practice to
backup original disks prior to installing the software on your
computer

1. ___ Insert the HSP50110/210EVAL disk in Drive A and

copy the contents of the distribution diskette to the
target directory on Drive C.

2. ___ Insert the SERINADE disk into Drive A and install the

software carefully following the instructions found on
page 1-1 and 1-2 of the SERINADE User’s Manual.

The software must be run from the new target directory
established on the C drive.

Running the Control/Status Software Program

1. ___ On the PC, change the directory to be the one where

the Control/Status software is installed.

2. ___ Start the program by typing: DEMODEVB <Enter>.

The program will prompt for which COM port to use.

3. ___ Select a COM port and press <Enter>. The MAIN

MENU screen will appear. It will look like Figure 4.

4. ___ Select item (5) and load B128RRC.CFG (or a config-

uration of your choice)

5. ___ Select MAIN MENU item (1), by typing: 1<Enter>. The

DATA PATH/MODULATION MENU will appear. It
should match the entries found in Figure 5.

6. ___ Make any adjustments to the parameters by entering

the desired item number and editing it.

7. ___ Repeat Steps 5 and 6 for MAIN MENU items (2), (3),

and (4). These Menus should match the items found
in Figures 6, 7 and 8 respectively.

8. ___ Select MAIN MENU item (6) by typing 6<Enter>. This

will save the edited file.

9. ___ Select MAIN MENU item (7) by typing 7<Enter>. This

will calculate the configuration parameters and gen-
erate the.ARY files.

10. ___ Verify that the hardware test configuration is ready

and that the evaluation circuit board has power ap-
plied to it. (Note that menu items 1 through 7 can be
executed without the evaluation circuit board con-
nected to the PC)

11. ___ Select MAIN MENU item (8) by typing 8<Enter>.

12. ___ Select HARDWARE INTERFACE MENU item (1) by

typing 1<Enter>. The menu should match Figure 9.
Item (1) does a full initialization of the board. Items (2)
and (3) of the HARDWARE INTERFACE MENU,
download the selected configurations to the
HSP50110 and HSP50210, item (2), and the
HSP43124 FIRs, item (3). Item (1) should be select-
ed whenever the board has been reset. After that,
item (2) can be selected for a faster update. Items (1)
or (3) should be selected whenever a new FIR coeffi-
cient file is chosen.

13. ___ Select HARDWARE INTERFACE MENU item (4) by

typing 4<Enter>. This starts the polling of the circuit
board for status. Some of the status is only valid when
the demod is tracking and thus, is not displayed dur-
ing acquisition. The status display is toggled on and
off by repeatedly selecting item (4).

--------------------------------------------------------------------

HSP50110/210 EVALUATION BOARD SOFTWARE

--------------------------------------------------------------------

MAIN MENU

(1) Data Path/Modulation Setup
(2) Carrier Tracking Loop Setup
(3) Bit Sync Loop Setup
(4) Acquisition and Tracking Setup
(5) Load Configuration File
(6) Save Configuration File

(7) Generate Output Files

(8) Configure Hardware
(9) Exit

ENTER SELECTION:

(C) Harris Semiconductor 1995 Version 1.0

FIGURE 4.  MAIN MENU SCREEN

HSP50110/210EVAL

Содержание HSP50210EVAL

Страница 1: ...tions of the evaluation circuit board The circuit board is a 3U x 160mm VME Eurocard form factor with dual 96 pin I O connectors The connector pinouts conforms to the VME P2 connector pinout i e power...

Страница 2: ...File Exit A typical operational sequence is A Load Configuration File Executing this MAIN MENU item brings up a screen with the current file name and requests the name of the file to be loaded Once th...

Страница 3: ...ntroller control signals A microprocessor RESET function can be implemented by installing a normally open push button switch across pins 9 and 10 of JP6 Header JP7 contains the RS232 connection to the...

Страница 4: ...any adjustments to the parameters by entering the desired item number and editing it 7 ___ Repeat Steps 5 and 6 for MAIN MENU items 2 3 and 4 These Menus should match the items found in Figures 6 7 a...

Страница 5: ...k 0 01 6 Carrier Tracking Loop Damping 0 707 7 AFC Disabled 8 Frequency Error Gain Acq n a Hz Hz 9 Frequency Error Gain Trk n a Hz Hz 10 Delay in Discriminator 0 5 baud 11 Acquisition Sweep Rate 5 Hz...

Страница 6: ...d Cosine Filter Several filter coefficient files have been included on the HSP50110 210EVAL disk because the SERINADE program does not compute square root of raised cosine filters These files are prov...

Страница 7: ...Three ACT86 gates U3 isolate the on board and off board clock signals allow different polarities for the clocks and provide the 3 0V minimum VIH required by the HSP parts Installing a jumper between...

Страница 8: ...TO JP2 1 JP2 2 JP2 3 JP2 4 JP2 5 JP2 6 JP2 7 JP2 8 JP2 9 JP2 10 JP2 29 JP2 30 JP4 1 JP4 2 JP4 3 JP4 4 JP4 5 JP4 6 JP4 7 JP4 8 P1 HSP50110 JP1 JP2 JP3 JP4 JP5 JP6 JP7 JP8 JP9 JP10 P2 HSP50210 HSP43124...

Страница 9: ...N C B28 N C C28 N C A29 N C B29 N C C29 N C A30 N C B30 N C C30 GND A31 N C B31 GND C31 N C A32 N C B32 5V C32 N C P2 CONNECTOR PIN ASSIGNMENTS PIN SIGNAL PIN SIGNAL PIN SIGNAL A1 N C B1 5V C1 GND A2...

Страница 10: ...30 GND Ground 31 AGCLVL A D Input to 68HC11 32 GND Ground JP2 TEST HEADER PIN ASSIGNMENTS PIN SIGNAL DESCRIPTION PIN SIGNAL DESCRIPTION 1 GND Ground 2 DQTPH1 DQT Phase Shift Bit1 3 GND Ground 4 DQTPH...

Страница 11: ...BB1 Q Baseband 1 26 QBB0 Q Baseband Bit 0 LSB 27 GND Ground 28 GND Ground 29 BBDRDY DCL Input Enable 30 GND Ground 31 AGCLVL A D Input to 68HC11 32 GND Ground JP4 TEST HEADER PIN ASSIGNMENTS PIN SIGNA...

Страница 12: ...GND Ground 28 GND Ground 29 DATACLK Output Symbol Clock 30 GND Ground 31 GPOUT Jumper to Pin 29 to Connect DATACLK to P2 32 GND Ground JP6 TEST HEADER PIN ASSIGNMENTS PIN SIGNAL DESCRIPTION PIN SIGNA...

Страница 13: ...s Bit 1 25 PA2 6811 Address Bit 2 26 PA3 6811 Address Bit 3 27 PA4 6811 Address Bit 4 28 PA5 6811 Address Bit 5 29 PA6 6811 Address Bit 6 30 PA7 6811 Address Bit 7 31 GND Ground 32 GND Ground 33 PA8 6...

Страница 14: ...14 Appendix E Detailed Schematics HSP50110 210EVAL...

Страница 15: ...15 HSP50110 210EVAL...

Страница 16: ...16 HSP50110 210EVAL...

Страница 17: ...17 HSP50110 210EVAL...

Страница 18: ...18 HSP50110 210EVAL...

Страница 19: ...19 HSP50110 210EVAL...

Страница 20: ...20 HSP50110 210EVAL...

Страница 21: ...21 HSP50110 210EVAL...

Страница 22: ...22 HSP50110 210EVAL...

Страница 23: ...23 HSP50110 210EVAL...

Страница 24: ...24 HSP50110 210EVAL...

Страница 25: ...25 HSP50110 210EVAL...

Страница 26: ...6 7 8 3 16 PTC30DAAN Conn 2 x 30 Pin Header SULLINS JP9 1 17 PTC25DAAN Conn 2 x 25 Pin Header SULLINS JP1 5 5 18 510AG91D20ES Socket SIP Socket 20 Pin AUGAT XU4 5 13 6 19 814 AG11D Socket DIP Socket 1...

Страница 27: ...R Registers 4208 42FF Unused 248 Bytes 4300 44FF QFIR Coefficients 4500 4507 QFIR Registers 4508 45FF Unused 248 Bytes 4600 467F DCL Registers 00 31d MSB FIRST 4680 46FF Unused 128 Bytes 4700 471F DQT...

Страница 28: ...e Generated by DMDEVAL4 EXE Containing Coefficients for the HSP43124 Both Channels PROGRAM EXECUTION FILE DESCRIPTION FILENM Holds File Prefix for Last Configuration Saved Loaded on Start up modified...

Страница 29: ...QPSK 3 OQPSK 4 8PSK Item 8 Baud Rate 1 to 56 000 000 Symbols s This is the output symbol rate of the HSP50210 Note that entering a value greater than one half the clock rate induces excessive aliasing...

Страница 30: ...ate for the AGC in the HSP50210 This AGC adjusts for changes in signal level due to SNR changes or signals coming and going inside the filter band of the HSP50110 This AGC is typically set to slew slo...

Страница 31: ...elay chosen The delay can be set to 1 2 4 8 or 16 samples 0 5 1 2 4 or 8 baud intervals Item 11 Acquisition Sweep Rate 0Hz baud to 1 000 000Hz baud This is the amount that the lag accumulator is incre...

Страница 32: ...clock The master clock slower clock selection is done here and the speed of the slower clock slow clock is selected in menu item 14 of the carrier loop menu If the tracking is done via the HSP50110 t...

Отзывы: