3 Development Board Circuit
3.8 GPIO
DBUG388-1.0E
15(22)
3.7.2
Key Circuit
Figure 3-6 Key Circuit Diagram
KEY1
KEY1
VCC3P3
21
F_KEY1
U1
GW1NS4/GW1NSR4/GW1NSER4
SN74A
VC4T2
45
U26
3.7.3
Pins Distribution
Table 3-5 Key Circuit Pins Distribution
Signal Name
Pin No.
BANK
Description
I/O Level
F_KEY1
21
2
KEY1
1.8V
3.8
GPIO
3.8.1
Overview
One 6P double-column pins with 2.54mm pitch is reserved on the
development board for user testing.