3 Development Board Circuit
3.3 Power Supply
DBUG377-1.0E
11(21)
3.2.2
USB Download Circuit
Figure 3-1 Connection Diagram for FPGA USB Download
F_TMS
F_TCK
F_TDI
F_TDO
USB to JTAG
Chip
USB_D+
USB_D-
14
13
16
18
U1
U9
GW2AR-
LV18QN88P
3.2.3
Download Flow
1. FPGA SRAM Download Mode:
Plug the USB cable to the USB interface (J2) on the development
board. Power on, then open the Programmer, select SRAM mode, and
then select the bitstream file you required.
2. FPGA MSPI Download Mode:
Plug the USB cable to the USB interface (J2) on the development
board, then power on. Open the Programmer, select External Flash
mode, and then select the bitstream file and FLASH you required. Turn
off the power after downloading. Power on, and then the device will
import the bitstream file to SRAM from the external Flash.
3.2.4
Pinout
Table 3-1 FPGA Download Pinout
Name
Pin No.
BANK Description
I/O Level
TMS
5
2
JTAG Signal
1.8V
TCK
6
2
JTAG Signal
1.8V
TDI
7
2
JTAG Signal
1.8V
TDO
8
2
JTAG Signal
1.8V
MODE0
88
3
Mode selection pin
3.3V
MODE1
87
3
Mode selection pin
3.3V
3.3
Power Supply
3.3.1
Overview
DC5V is input by USB interface. The TI LDO and ONSEMI DC-DC
power supply chip are used to step down voltage from 5V to 3.3V, 2.8V,
2.5V, 1.8V, 1.2V and 1.0V, which can meet the power demands of the
Содержание DK-GoAI-GW2AR18QN88P
Страница 1: ...DK GoAI GW2AR18QN88P_V1 1 User Guide DBUG377 1 0E 08 17 2020 ...
Страница 3: ...Revision History Date Version Description 08 17 2020 1 0E Initial version published ...
Страница 28: ...5 Gowin Software DBUG377 1 0E 21 21 5Gowin Software See SUG100 Gowin Software User Guide for details ...
Страница 29: ......