FUNAI DPVR-6600, Руководство по обслуживанию

Страница: 29 / 74

1-11-7
H9900BLD
Digital Signal Process Block Diagram
D
A
T
A(VIDEO/A
UDIO) SIGNAL
D
V
D
VIDEO SIGNAL
D
A
T
A(A
UDIO) SIGNAL
C1
6
D1
8
A1
7
B1
5
E1
4
F1
2
D
VD-LD
8
CD-LD
10
PD-MONI
7
FS(+)
2
FS(-)
3
TS(+)
1
TS(-)
4
CN201 CN201 CN201
IC201 (SW)
IC101
(MICR
O CONTR
OLLER)
FS
FS(+)
CD/D
VD
FS(-)
TS(+)
TS(-)
TS
PICK-UP UNIT
DETECT
OR
CD/D
VD
19
Q251,Q252
CD
D
V
D
AMP
Q253,Q254
AMP
4
1
3
6
GND(D
VD-PD)
6
GND(CD-PD)
5
GND(LD)
9
T
O
D
V
D SYSTEM
CONTR
OL/SER
V
O
BLOCK DIA
GRAM
RF SIGNAL PR
OCESS
CIRCUIT
D
V
D/CD
FORMA
TTER
A
UDIO
I/F VIDEO I/F
NTSC/P
AL
ENCODER
DMA BCU
INST
.
RO
M
32BIT CPU
DA
T
A
RAM
INTERR
UPT
CONTR
OLLER
W
A
TCH DOG
TIMER
CPU I/F
TIMER
DECODER I/F
CPU I/F
READ MEMOR
Y
D
ATA
RAM
DSP DECODER
I/O PR
OCESSOR
INST
.
RO
M
D
ATA
RAM INST
.
RO
M
SERIAL
D/A
GENERAL I/O INTERR
UPT
CONTR
OLLER
TIMER W
A
TCH DOG
TIMER REMO
TE
CONTR
OL
32BIT CPU
STREAM I/F
EXTERNAL MEMOR
Y
I/F
ECC
UMA
C
114 115 116 117 132 131 134 133 129 130 126 124 125 123 83
DEB
UG
BCU
INST RAM
D
ATA
RAM
D/A D/A D/A
TO
D
V
D
VIDEO /A
UDIO
BLOCK DIA
GRAM
156
158
VIDEO-Y(I)
VIDEO-C
VIDEO-Pr/Cr
VIDEO-Pb/Cb
TO
D
V
D
VIDEO /A
UDIO
BLOCK DIA
GRAM
177
SPDIF
170
PCM-BCK
171
PCM-D
A
T
A
169
PCM-LRCLK
152 151
23~51
SDRAM D
A
T
A
(0-15)
SDRAM ADDRESS(0-10)
217 238
~
1
18 252 256
~ ~
IC103
(FLASH R
OM)
FLASH RO
M
29 36 38 45
~ ~
D
V
D MAIN CB
A UNIT
D/A
VIDEO-Y(I/P)
149
FDQ (0-15)
~
1 9
16 25 48
~
192~212
F
ADR (0-19)
SDRAM D
A
T
A
(0-15)
IC503
(SDRAM)
SDRAM
SDRAM ADDRESS(0-11)
2
13 42 53
~ ~
22 26 29 35
~ ~
Y(I/P)
C
Pr/Cr
Pb/Cb
Y(I)