10
FUJITSU SEMICONDUCTOR CONFIDENTIAL
MB86R12 Application Note
DDR3 Interface PCB
Design Guideline
4.7.2.
Wiring topology diagram of MDQSx_Group
Figure 4-6 Wiring topology diagram of MDQSx_Group
Signal name
Length of wiring "L1" [mm]
MDQS0/MXDQS0
30.9±3 (Differential and equal-length)
MDQS1/MXDQS1
31.5±3 (Differential and equal-length)
MDQS2/MXDQS2
30.5±3 (Differential and equal-length)
MDQS3/MXDQS3
28.7±3 (Differential and equal-length)
DDR3_
SDRAM
MB86R12
RON: 48[
Ω]
ODT: 40[
Ω]
Driver strength:
34[Ω]
ODT: 60[Ω]
L1
Wire length of each DQS signal
- In wiring, the L3/L6 layer is assumption.
- Wire length doesn't contain the length of the via.