55
4. CPU – Base board I/F
MB86R11
Evaluation Board
MB86R11EVB Hardware Manual
Table 4-2 Stack connector pin assignment [CPU (CN8), Base (CN31)] (2/2)
No.
Name
No.
Name
A41
MEM_EA19
B41
MEM_EA6
A42
MEM_EA18
B42
MEM_EA5
A43
MEM_EA17
B43
MEM_EA4
A44
MEM_EA16
B44
MEM_EA3
A45
MEM_EA15
B45
MEM_EA2
A46
MEM_EA14
B46
MEM_EA1
A47 GND
B47 GND
A48
MEM_ED15
B48
MEM_ED7
A49
MEM_ED14
B49
MEM_ED6
A50
MEM_ED13
B50
MEM_ED5
A51
MEM_ED12
B51
MEM_ED4
A52
MEM_ED11
B52
MEM_ED3
A53
MEM_ED10
B53
MEM_ED2
A54
MEM_ED9
B54
MEM_ED1
A55
MEM_ED8
B55
MEM_ED0
A56
MEM_XCS0
B56
MLB_SIG
A57
MEM_XCS1
B57
MLB_DATA
A58
MEM_XCS2
B58
MLB_CLK
A59 GND
B59 GND
A60
CAN0_TX
B60
CAN0_RX
A61
CAN1_TX
B61
CAN1_RX
A62 GND
B62
SPI0_SS
A63
SPI0_SCK
B63
SPI0_DO
A64 GND
B64
SPI0_DI
A65
I2C0_SCL
B65
I2C0_SDA
A66
I2C1_SCL
B66
I2C1_SDA
A67
INT_A0
B67
INT_A4
A68
INT_A1
B68
INT_A5
A69
INT_A2
B69
INT_A6
A70
N.C
B70
INT_A7
A71
N.C
B71
N.C
A72
N.C
B72
N.C
A73 GND
B73 GND
A74
N.C
B74
N.C
A75
MPXMODE0
B75
N.C
A76
MPXMODE1
B76
N.C
A77
MPXMODE2
B77
XRST
A78
N.C
B78
N.C
A79 GND
B79 GND
A80 GND
B80 GND