Fujitsu D2519, Техническое руководство

Страница: 13 / 43

D2519 (RX300 S4)
Technical Manual 13
3 Features
3.1 Overview
Processors
– 1 or 2 Intel
®
Xeon™ dual core processors
– 2 processor sockets LGA771 for Intel
®
Xeon™ processors
– 1x6, 2x6, 2x4 or 4 MB second level cache (on-die unified, 64 byte cache-line
size)
– 32 KB L1 cache (on-die, data per core)
– 32 KB L1 cache (on-die, instruction per core)
– 2 x each 266 MHz or 333 MHz data bus (equals FSB 1066 or 1333:
quadruple data rate (or quad pumping))
– 2xVRM 11.0 onboard (EVRD)
Main memory
– 2x6 slots for main memory FBD PC2-4200 or FBD PC2-5300 fully buffered
DIMM memory modules with 512 MB,
1 Gbyte, 2 Gbyte and 4 Gbyte (single rank)
– maximum 48 Gbyte of memory
– minimum 1 Gbyte (2 memory modules)
– Support of 4 FBD memory channels
– minimum 32 Gbyte bandwidth
– ECC multiple bit error detection and single bit error correction
– Memory scrubbing functionality
– Single Device Data Correction (SDDC) function (Chipkill™)
– Mirroring
– Sparing
Chips on the system board
– Intel
®
Blackford chipset
– 2 single channel Broadcom LAN controller (BCM5708)
– Super-I/O controller (SMSC LPC47M107)
– Flash EPROM for:
–
local BIOS update via optional device (floppy disk, ODD, USB stick)
– remote BIOS update via LAN
– 1 Service LAN controller SMSC8700 Fast Ethernet
– iPMI S2 with integrated VGA graphic controller (VESA compatible)