Nexus
MPC5565 Microcontroller Reference Manual, Rev. 1.0
Freescale Semiconductor
24-21
24.7.2.3
IEEE
®
1149.1-2001 (JTAG) TAP
The NPC uses the IEEE
®
1149.1-2001 TAP for accessing registers. Each of the individual Nexus modules
on the device implements a TAP controller for accessing its registers as well. TAP signals include TCK,
TDI, TMS, and TDO. Detailed information about the TAP controller state machine may be found in
Section 23.4.3, “TAP Controller State Machine
.”
The IEEE
®
1149.1-2001 specification may be ordered for further detail on electrical and pin protocol
compliance requirements.
The NPC implements a Nexus controller state machine that transitions based on the state of the IEEE
®
1149.1-2001 state machine shown in
. The Nexus controller state machine is defined by the
IEEE-ISTO 5001-2003 standard. It is shown in
The instructions implemented by the NPC TAP controller are listed in
NEXUS-ENABLE instruction is 0b0000. Each unimplemented instruction acts like the BYPASS
instruction. The size of the NPC instruction register is 4-bits.
Data is shifted between TDI and TDO starting with the least significant bit as illustrated in
.
This applies for the instruction register and all Nexus tool-mapped registers.
Figure 24-8. Shifting Data Into a Register
24.7.2.3.1
Enabling the NPC TAP Controller
Assertion of the power-on reset signal, entry into censored mode, or negating JCOMP resets the NPC TAP
controller. When not in power-on reset or censored mode, the NPC TAP controller is enabled by asserting
JCOMP and loading the ACCESS_AUX_TAP_NPC instruction in the JTAGC. Loading the
NEXUS-ENABLE instruction then grants access to NPC registers.
Table 24-14. Implemented Instructions
Instruction Name
Private/Public
Opcode
Description
NEXUS-ENABLE
Public
0x0
Activate Nexus controller state machine to read and
write NPC registers.
BYPASS
Private
0xF
NPC BYPASS instruction. Also the value loaded into
the NPC IR upon exit of reset.
Selected register
TDO
TDI
MSB
LSB
Содержание MPC5565
Страница 18: ...MPC5565 Microcontroller Reference Manual Devices Supported MPC5565 MPC5565 RM Rev 1 0 09 2007...
Страница 34: ...MPC5565 Reference Manual Rev 1 0 Freescale Semiconductor 15...
Страница 35: ...MPC5565 Reference Manual Rev 1 0 16 Freescale Semiconductor...
Страница 325: ...Error Correction Status Module ECSM MPC5565 Microcontroller Reference Manual Rev 1 0 8 16 Freescale Semiconductor...
Страница 515: ...External Bus Interface EBI MPC5565 Microcontroller Reference Manual Rev 1 0 12 70 Freescale Semiconductor...
Страница 553: ...Flash Memory MPC5565 Microcontroller Reference Manual Rev 1 0 13 38 Freescale Semiconductor...
Страница 559: ...SRAM MPC5565 Microcontroller Reference Manual Rev 1 0 14 6 Freescale Semiconductor...
Страница 577: ...Boot Assist Module BAM MPC5565 Microcontroller Reference Manual Rev 1 0 15 18 Freescale Semiconductor...
Страница 895: ...Deserial Serial Peripheral Interface DSPI MPC5565 Microcontroller Reference Manual Rev 1 0 19 72 Freescale Semiconductor...
Страница 973: ...Preface MPC5565 Microcontroller Reference Manual Rev 1 0 21 36 Freescale Semiconductor...
Страница 1145: ...MPC5565 Register Map MPC5565 Microcontroller Reference Manual Rev 1 0 A 60 Freescale Semiconductor...
Страница 1153: ...Calibration MPC5565 Microcontroller Reference Manual Rev 1 0 B 8 Freescale Semiconductor...