Memory
DSPAUDIOEVM Users Guide, Rev. 2.4
This document contains information on a new product. Specifications and information herein are subject ot change without notice.
Freescale Semiconductor
9
3.3
Memory
The daughterboard includes three 128Kx8 SRAM (one 128Kx8 SRAM for the 56364 daughterboard). There is also a 512Kx8 FLASH device
resident on the board. From factory the FLASH is programmed with an audio passthru code to allow simple verification of initial board
operations. See
Section 1.8,
Running the Passthru Code
for an explanation of running the passthru code.
3.4
JP11 - Clock Selection
Jumper bank JP11 allows for the following clocking modes:
OSC – Clock DSP from canned oscillator at U7 (not Populated)
XTAL – Clock DSP from 24.576MHz crystal at X1 (default mode)
EXT – Clock DSP from motherboard 24.576MHz clock source
Only one of the JP11 options should be populated at the same time.
3.5
Daughterboard Audio I / O and Clock Control Header
3.5.1
TIO0 – Timmer Port
This is connected directly to the TIO0 pin on the DSP.
3.5.2
JP1 - Synchronous/Asynchronous Clock Control
This jumper set controls whether or not the DSP is in synchronous or asynchronous mode. Position B allows the DSP GPIO (pin PB9) to
choose the mode. Position C forces the mode to be asynchronous, and no jumper forces synchronous mode. In synchronous mode FST is
connected to FSR, and SCKT is connected to SCKR on the ESAI port of the DSP.
Table 3-2. Mode Selection for 56364
MODD
MODC
MODB
MODA
Mode
0
X
0
0
Jump to PROM starting address
0
X
0
1
Bootstrap from byte-wide memory
0
X
1
0
Reserved
0
X
1
1
Reserved for Burn-in testing
1
X
0
0
Reserved
1
X
0
1
Bootstrap from SHI (slave SPI mode)
1
X
1
0
Bootstrap from SHI (slave I2C mode, clock freeze enabled)
1
X
1
1
Bootstrap from SHI (slave I2C mode, clock freeze disabled
Table 3-3. Daughterboard Audio I / O and Clock Control Header
TI
O
0
Sy
nc/As
y
nc
Sng/
Db
l
FS
T_1
SCKT
_
1
FS
R
_
1
SCK
R
_
1
DSP M
U
TE
INT
O
SD
O
5
/S
D
I0
SD
O
4
/S
D
I1
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
TI0
JP1
JP2
JP3
JP4
JP5
JP6
JP7
JP8
JP9
JP10
Содержание DSPAUDIOEVM
Страница 2: ......
Страница 6: ...Table Of Contents DSPAUDIOEVM Users Guide Rev 2 4 4 Freescale Semiconductor Notes...
