e2v EV8AQ160, Руководство пользователя

Страница: 32 / 84

EV8AQ160-DK
32
BDC- 1-Sep-10
e2v semiconductors SAS 2010
- Simultaneous channel mode = the analog input signal of channel A or B or C or D is send to
the 4 ADCs work at the same clock (4 ADC with the same timing) with Fclock/2 sampling rate
(where Fclock is the external clock signal frequency).
General setting:
o
DMUX mode = 1:1 or 1:2 output ratio;
Note: because of limitation of MSL605 evaluation board (LVDS max 1GHz in speed grade -1)
The capture of data QUAD 8bit at full speed must be done only in 1:2 Dmux mode.
The capture of data QUAD 8bit at in 1:1 Dmux mode could be done with Fclock lower than 2GHz.
o
Output mode = Gray coding or Binary coding;
o
Bandwidth selection = 600 MHz, 800 MHz, 1.5 GHz or 2.5 GHz band at -3dB;
o
Full scale mode = either 500 mVpp or 625 mVpp;
Standby setting:
o
No standby = all channels are active (A: ON, B: ON, C: ON, D: ON);
o
Partial standby = either A & B are in standby or C & D are in standby;
o
Full standby = all 4 ADCs are in standby.