DFI Infinity NF series, Руководство пользователя

Страница: 101 / 149

101
3
BIOS Setup
1T/2T Memory Timing
2T timing which provides better system stability is supported in CG
or later revisions of the AMD Athlon
TM
64 CPU. This field will not
appear if you are using a CPU whose version is older than the CG
revision.
Auto Automatically detects the memory timing.
1T Sets the memory timing to Performance mode. Select this
mode for better system performance.
2T Sets the memory timing to Normal mode. Select this
mode if you encounter system instability. (default)
DRAM Configuration
Move the cursor to this field and press <Enter>. The following
screen will appear.
The screen above list all the fields available in the DRAM Configuration submenu,
for ease of reference in this manual. In the actual CMOS setup, you have to use
the scroll bar to view the fields. The settings on the screen are for reference only.
Your version may not be identical to this one.
1T/2T Memory Timing
CAS# Latency (Tcl)
DDRII Timing Item
x TwTr Command Delay
x Trfc0 for DIMM0
x Trfc1 for DIMM1
x Trfc2 for DIMM2
x Trfc3 for DIMM3
x (Twr) Write Recovery Time
x (Trtp) Precharge Time
x (Trc) Row Cycle Time
x (Trcd) RAS to CAS R/W Delay
x (Trrd) RAS to RAS Delay
x (Trp) Row Precharge Time
x (Tras) Minimum RAS Active Time
DRAM Output Driving
DQS Training Control
CKE Base Power Down Mode
CKE Based Power Down
Memclock Tri-stating
Memory Hole Remapping
Auto Optimize Bottom IO
x Bottom of [31:24] IO Space
DRAM ECC Enable
x DRAM MCE Enable
x Chip-Kill Mode Enable
x DRAM ECC Redirection
x DRAM Background Scrubber
x L2 Cache Background Scrubber
x DCache Background Scrubber
Phoenix - AwardBIOS CMOS Setup Utility
DRAM Configuration
Item Help
Menu Level
XX
↑↓→←
: Move Enter: Select F1: General Help +/-/PU/PD: Value F10: Save ESC: Exit
F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults
Auto
Auto
Disabled
3 bus clocks
75ns
75ns
75ns
75ns
6 bus clocks
3 clocks
26 bus clocks
6 clocks
5 clocks
6 clocks
18 bus clocks
Level 1
Skip DQS
Disabled
Per Channel
Disabled
Enabled
Enabled
C0
Disabled
Disabled
Disabled
Disabled
Disabled
Disabled
Disabled X
X