DFI AL701, Руководство пользователя

Страница: 19 / 46

19
Chapter 2
HARDWARE INSTALLATION
User's Manual | AL701
LVD_R
(option e)
120 O LVDS LVDS Connect to LVDS connector LVDS secondary channel differential pair clock lines.
Display Port secondary auxiliary channel.
LVDS_B_CLK-_R
(option eDP1_AUX-)
122
LVDS_DDC_CLK_R
(option eDP1_DDC_CLK)
127 I/O OD CMOS 3.3V/3.3V PU 2.2K to 3.3V Connect to DDC clock of LVDS panel Primary functionality is DisplayID DDC clock line used for LVDS flat
panel detection. If primary functionality is not used it can be as General
Purpose I²C bus clock line.
LVDS_DDC_DATA_R
(option eDP1_DDC_DAT)
125 I/O OD CMOS 3.3V/3.3V PU 2.2K to 3.3V Connect to DDC clock of LVDS panel Primary functionality DisplayID DDC data line used for LVDS flat panel
detection. If primary functionality is not used it can be as General
Purpose I²C bus data line.
DDI1_HPD#_C 128 I/O OD CMOS 3.3V/3.3V NC Control clock signal for external SSC clock chip. If the primary
functionality is not used, it can be used as an embedded DisplayPort
secondary Hotplug detection.
eDP_HPD#_C 126 I/O OD CMOS 3.3V/3.3V NC Control data signal for external SSC clock chip. If the primary functionality
is not used, it can be used as an embedded DisplayPort primary Hotplug
detection.
DisplayPort Interface Signals
Signal Pin# Pin Type Pwr Rail /Tolerance AL701 Carrier Board Description
DDI0_3N 133 O PCIE DP AC Coupling capacitor DisplayPort differential pair lines lane 3.
DDI0_3P 131
DDI0_2N 145 O PCIE DP AC Coupling capacitor DisplayPort differential pair lines lane 2.
DDI0_2P 143
DDI0_1N 139 O PCIE DP AC Coupling capacitor DisplayPort differential pair lines lane 1.
DDI0_1P 137
DDI0_0N 151 O PCIE DP AC Coupling capacitor DisplayPort differential pair lines lane 0.
DDI0_0P 149
DPI0_AUX_C_N 140 I/O PCIE DP AC Coupling capacitor Connect AC Coupling Capacitors 0.1uF to Device, PU
100K to 3.3V
Auxiliary channel used for link management and device control.
Differential pair lines.
DPI0_AUX_C_P 138 Connect AC Coupling Capacitors 0.1uF to Device, PD
100K to GND
DDI0_DP_HPD 154 I CMOS 3.3V/3.3V PU 10K to 3.3V Hot plug detection signal that serves as an interrupt request.
HDMI Interface Signals
Signal Pin# Pin Type Pwr Rail /Tolerance AL701 Carrier Board Description
DDI0_3N 133 O TMDS TMDS AC coupled off Module Connect AC Coupling Capacitors 0.1uF to Device TMDS differential pair clock lines.
DDI0_3P 131 Connect AC Coupling Capacitors 0.1uF to Device
DDI0_2N 145 O TMDS TMDS AC coupled off Module Connect AC Coupling Capacitors 0.1uF to Device TMDS differential pair lines lane 0.
DDI0_2P 143 Connect AC Coupling Capacitors 0.1uF to Device