Designsoft TINALab II Скачать руководство пользователя страница 3

 

3

OVERVIEW 

 
The TINALab Spartan-II FPGA Development Kit provides an easy-to-use, low-cost evaluation 

platform for developing designs and applications based on the Xilinx Spartan-II FPGA family. 
 
The kit can be physically connected to the User Port of TINALab II or can be used stand alone 
with an external power supply, a Xilinx JTAG programming cable and the free Xilinx ISE 
WebPACK software. The board is mounted with a 144-pin TQFP (thin quad flat-pack) Xilinx 
Spartan-II device (up to 100,000-gate XC2S100-5TQ144) gives users high performance, abundant 
logic resources, and a rich feature set. Features include block RAM, distributed RAM, 16 selectable 
I/O standards, and four DLLs. 
If you use TINALab Spartan-II together with TINA circuit simulation software and TINALab II 
High Speed Multifunction PC Instrument there is possible to develop VHDL code with simulation 

capabilities and after implementing, you can download your design and measure back the signals 
with the help of TINALab II Digital Signal Generator and Logic Analyzer. TINA provides code 

developing, simulation and measurement control with TINALab II, which does power supplies and 
signal link. 

Forty-two user I/O signals from the FPGA are connected to user headers. The board includes the 
XCF01S ISP configuration Xilinx Platform Flash, a JTAG header, and a configuration mode 

connector, an on-board socketed clock oscillator, VGA, PS2, RS-232 serial port, four seven-
segment LEDs, user LEDs, slide switches, and push buttons. 
  

HIGHLIGHTS OF TINALAB SPARTAN-II FPGA 
DEVELOPMENT BOARD 

 

 

XC2S100-5TQ144 FPGA, system performance supported up to 200MHz operation 

 

Xilinx XCF01S 1Mbit Platform Flash Configuration PROM for non-volatile designs 

 

JTAG-programmable 

 

On-board 1A voltage regulators (2.5V core, 3.3V I/O)  

 

JTAG programming port 

 

50MHz SMD crystal oscillator 

 

Socket for a second oscillator 

 

92 user I/O’s routed to on-board devices and three expansion connectors 

 

9-pin RS-232 Serial Port  

 

PS/2-style mouse/keyboard port 

 

6-bit, 64-colour VGA display port 

 

Ladder R/2R 4-bit DAC 

 

8 individual LEDs 

 

4-digit seven-segment display 

 

4 momentary-contact pushbuttons 

 

8 slide switches 

Содержание TINALab II

Страница 1: ...A Quick Start To TINALab II FPGA Development Kit 2009 www designsoftware com...

Страница 2: ...2...

Страница 3: ...ith the help of TINALab II Digital Signal Generator and Logic Analyzer TINA provides code developing simulation and measurement control with TINALab II which does power supplies and signal link Forty...

Страница 4: ...rcuit simulator Measurement control Virtual instruments USB TINALab II High speed multifunctional PC instrument Digital Signal Generator and Logic Analyzer Xilinx ISE WebPACK Implementing FPGA Create...

Страница 5: ...RTL level Simulation Design Entry schematic or VHDL Place Route Synthesis Configuration Download Virtual Instruments Digital Signal Generator Logic Analyzer TINALab Spartan II FPGA Card Results in TI...

Страница 6: ...RS232 serial port J6 J7 N C J8 External power supply connector 5V J9 Multilink connector JTAG configuration link JTAG chain broker J10 PS2 port J11 VGA port JP1 Power supply and configuration jumper C...

Страница 7: ...Remove connections from J9 header pin 2 6 8 10 and J3 2 Remove external power supply plug from J8 3 Open all the jumpers of JP2 Slave Serial mode 4 Close JP4 pin 2 to 3 and JP1 pin 1 to 2 5 Switch of...

Страница 8: ...intercept either the ISP FLASH TDO or the FPGA TDI Set JP2 configuration mode pins in Boundary scan mode SLAVE SERIAL In serial slave mode the FPGA is configured by external configuration hardware e...

Страница 9: ...de the user source clock by up to 16 NET CLK LOC P88 On board SMD oscillator Y2 NET GCK3 LOC P15 Socketed 3 3V oscillator Y1 PUSH BUTTONS The Spartan II development board design provides four push but...

Страница 10: ...7 input NET switch 0 PULLUP Internal pull up resistor NET switch 1 PULLUP Internal pull up resistor NET switch 2 PULLUP Internal pull up resistor NET switch 3 PULLUP Internal pull up resistor NET swit...

Страница 11: ...umeric LED display segment E NET DISPF LOC P42 4 digit numeric LED display segment F NET DISPG LOC P40 4 digit numeric LED display segment G NET DISPDP LOC P28 4 digit numeric LED display decimal poin...

Страница 12: ...interface mini DIN connector J10 to either a keyboard or a mouse The FPGA receives two signals from the PS 2 interface a clock signal and a serial data stream that is synchronized with the falling ed...

Страница 13: ...P74 NET DIn 11 LOC P75 NET DIn 12 LOC P65 NET DIn 13 LOC P66 NET DIn 14 LOC P60 NET DIn 15 LOC P64 The following pins can be connected to TINALab II Logic Analyzer by a ribbon cable through J1 block h...

Страница 14: ...C2S FPGA card as described under TINALab II User Port on page 7 2 Open the examples vhdl fpga full_add tsc sample design 3 Press the VHD button on the toolbar to enter interactive mode 4 Toggle the sw...

Страница 15: ...Rerun All WebPACKTM will synthesize and implement the circuit into a bitstream file 10 Now choose T M Download to FPGA Card in the TINA program Select the e_full_add_entity bit file from your ISE pro...

Страница 16: ...Rp and Cp components are to model the TINALab II Oscilloscope Probe If we perform measurement by the instrument on the card the Probe will affect the output signal The PreScaler divides 50M to 1MHz 3...

Страница 17: ...on the steps are identical with those of the previous example until creating configuration bitstream to download 6 After downloading the bit file by TINA let us measure the output signal in real Set t...

Страница 18: ...ort curves button The Diagram Window will come up Copy the curves into the same diagram T Measured Simulated 0 00 25 00u 50 00u 75 00u 100 00u A 0 00 4 00 Measured Simulated TINALab FPGA Quick Start R...

Отзывы: