50
DN-S1200
W9812G6GH-6 (IC102,502)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
25
24
23
22
V
CC
V
CC
Q
DQ0
V
SS
Q
DQ2
V
SS
Q
DQ6
V
CC
Q
DQ4
BS0
BS1
A10/AP
A0
DQ1
DQ5
V
CC
LDQM
Vcc
WE
CAS
RAS
CS
DQ7
DQ3
26
27
A1
A2
V
SS
VssQ
DQ15
V
CC
Q
DQ13
V
CC
Q
DQ9
V
SS
Q
DQ11
A9
A8
A7
A6
A5
DQ14
DQ10
V
SS
NC
UDQM
CLK
CKE
NC
A11
DQ8
DQ12
A4
Vss
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
30
31
32
33
29
28
A3
PIN DESCRIPTION
PIN NUMBER
23 - 26, 22,
29 - 35
A0 - A11
Address
Multiplexed pins for row and column address.
Row address: A0 - A11. Column address: A0 - A8.
Select bank to activate during row address latch time,
or bank to read/write during address latch time.
Multiplexed pins for data output and input.
Disable or enable the command decoder. When
command decoder is disabled, new command is
ignored and previous operation continues.
Bank Select
Data Input/
Output
Chip Select
Roe Address
Strobe
Column Address
Strobe
Write Enable
Input/Output
Mask
Clock Inputs
Clock Enable
Power (+3.3V)
Power (+3.3V)
for I/O Buffer
Ground for I/O
Buffer
No Connection
No Connection
Ground
BS0, BS1
DQ0 -
DQ5
20, 21
2, 4, 5, 7, 8,
10, 11, 13, 42,
44, 45, 47, 48,
50, 51, 53
19
18
17
16
39, 15
38
37
1, 14, 27
28, 41, 54
3, 9, 43, 49
6, 12, 46, 52
36, 40
PIN NAME
FUNCTION
DESCRIPTION
CS
UDQM/
LDQM
CLK
CKE
Vcc
Vss
VccQ
VssQ
NC
WE
RAS
CAS
Command input, When sampled at the rising edge of
the clock, RAS, CAS and WE define the operation
to be executed.
Referred to RAS
The output buffer is placed at Hi-Z (with latency of 2)
when DQM is sampled high in read cycle. In write
cycle, sampling DQM high will block the write operation
with zero latency.
System clock used to sample inputs on the rising edge
of clock.
CKE controls the clock activation and deactivation.
When CKE is low, Power Down mode, Suspend mode
or Self Refresh mode is entered.
Power for input buffers and logic circuit inside DRAM.
Ground for input buffers and logic circuit inside DRAM.
Separated power from Vcc, used for output buffers to
improve noise.
Separated power from Vss, used for output buffers to
improve noise.
Referred to RAS
Содержание DNS1200 - USB DJ CD Player
Страница 3: ...3 DN S1200 1 2 z 500V M 1 z 2 z...
Страница 4: ...4 DN S1200 DIMENSION...
Страница 24: ...24 DN S1200 MEMO...
Страница 30: ...30 DN S1200 MEMO...
Страница 36: ...36 DN S1200 BLOCK DIAGRAM...
Страница 38: ...38 DN S1200 MEMO...
Страница 40: ...40 DN S1200 R5S72630P200FP Block Diagram...
Страница 49: ...49 DN S1200 BD7956FS E2 IC302 BD7956FS E2 Block Diagram BD7956FS 1 27 54 28...
Страница 52: ...52 DN S1200 2 VFD MODULE 17 BT 30GINK FL701 CGROM code table...
Страница 53: ...53 DN S1200 PRINTED WIRING BOARDS GU 3873 MAIN P W B UNIT 1 2 COMPONENT SIDE...
Страница 54: ...54 DN S1200 GU 3873 MAIN P W B UNIT 2 2 FOIL SIDE...
Страница 55: ...55 DN S1200 GU 3874 POWER P W B UNIT 1 2 COMPONENT SIDE...
Страница 56: ...56 DN S1200 GU 3874 POWER P W B UNIT 2 2 FOIL SIDE...
Страница 57: ...57 DN S1200 GU 3884 PANEL P W B UNIT 1 2 COMPONENT SIDE...
Страница 58: ...58 DN S1200 GU 3863 PANEL P W B UNIT 2 2 FOIL SIDE...
Страница 69: ...69 DN S1200 MEMO...
Страница 76: ...76 DN S1200 MEMO...
Страница 77: ...77 DN S1200 WIRING DIAGRAM...
Страница 78: ...78 DN S1200 MEMO...
Страница 80: ...80 DN S1200 13 10 6 3 9 4 7 12 oscilloscope GND...
Страница 83: ...9 10 6 7 12 3 4 13 8 1 5 11 2 8 7 6 5 4 3 2 1 A B C D E F DN S1200 SCHEMATIC DIAGRAMS 1 6 GU 3873 MAIN UNIT 1 4...
Страница 84: ...8 7 6 5 4 3 2 1 A B C D E F DN S1200 SCHEMATIC DIAGRAMS 2 6 GU 3873 MAIN UNIT 2 4...
Страница 85: ...8 7 6 5 4 3 2 1 A B C D E F DN S1200 SCHEMATIC DIAGRAMS 3 6 GU 3873 MAIN UNIT 3 4...
Страница 86: ...8 7 6 5 4 3 2 1 A B C D E F DN S1200 SCHEMATIC DIAGRAMS 4 6 GU 3873 MAIN UNIT 4 4...
Страница 87: ...8 7 6 5 4 3 2 1 A B C D E F DN S1200 SCHEMATIC DIAGRAMS 5 6 GU 3874 1 POWER UNIT GU 3874 2 AC INPUT UNIT...