manualshive.com logo in svg

Cypress Semiconductor Rambus XDR CY24271, Техническое описание, Страница: 7 / 13

Поделиться
Скачать
Cypress Semiconductor Rambus XDR CY24271 Скачать руководство пользователя страница 7

CY24272

Document Number: 001-42414 Rev. **

Page 7 of 13

DC Operating Conditions

Parameter

Description

Condition

Min

Max

Unit

V

DDP

Supply Voltage for PLL

2.5V ± 5%

2.375

2.625

V

V

DDC

Supply Voltage for Core

2.5V ± 5%

2.375

2.625

V

V

DD

Supply Voltage for Clock Buffers

2.5V ± 5%

2.375

2.625

V

V

IHCLK

Input High Voltage, REFCLK/REFCLKB

0.6

0.95

V

V

ILCLK

Input Low Voltage, REFCLK/REFCLKB

–0.15

+0.15

V

V

IXCLK

[6]

Crossing Point Voltage, REFCLK/REFCLKB

200

550

mV

Δ

V

IXCLK

[6]

Difference in Crossing Point Voltage, REFCLK/REFCLKB

–

150

mV

V

IH

Input Signal High Voltage at ID0, ID1, EN, and /BYPASS

1.4

2.625

V

V

IL

Input Signal Low Voltage at ID0, ID1, EN, and /BYPASS

–0.15

0.8

V

V

IH,SM

Input Signal High Voltage at SCL and SDA

[7]

1.4

3.465

V

V

IL,SM

Input Signal Low Voltage at SCL and SDA

–0.15

0.8

V

V

TH

[8]

Input Threshold Voltage for single-ended REFCLK

0.35

0.5V

DD

V

V

IH,SE

Input Signal High Voltage for single-ended REFCLK

V

TH 

+ 0.3

2.625

V

V

IL,SE

Input Signal Low Voltage for single-ended REFCLK

–0.15

V

TH

 – 0.3

V

T

A

Ambient Operating Temperature

0

70

°C

Notes

6. Not 100% tested except V

IXCLK 

and 

Δ

V

IXCLK

. Parameters guaranteed by design and characterizations, not 100% tested in production.

7. This range of SCL and SDA input high voltage enables the CY24272 for use with 3.3V, 2.5V, or 1.8V SMBus voltages.
8. Single-ended operation guaranteed only when 0.8 < (V

IH,SE 

– V

TH

)/(V

TH 

– V

IL

,

SE

) < 1.2.

[+] Feedback 

Содержание Rambus XDR CY24271

Страница 1: ...3 MHz differential clock input 300 667 MHz high speed clock support Quad open drain differential output drivers Supports frequency multipliers 3 4 5 6 9 2 and 15 4 Spread Aware 2 5V operation 28 pin TSSOP package Table 1 Device Comparison CY24271 CY24272 SDA hold time 300 ns SMBus compliant SDA hold time 0 ns I2 C compliant RRC 200Ω typical Rambus standard drive RRC 295Ω minimum Reduced output dri...

Страница 2: ... I Device ID CMOS signal 13 ID1 I Device ID CMOS signal 14 BYPASS I REFCLK bypassing PLL CMOS signal 15 VDD PWR Power supply for outputs 16 CLK3B O Complement clock output 17 CLK3 O Clock output 18 VSS GND Ground 19 CLK2B O Complement clock output 20 CLK2 O Clock output 21 VSS GND Ground 22 VDD PWR Power supply for outputs 23 CLK1B O Complement clock output 24 CLK1 O Clock output 25 VSS GND Ground...

Страница 3: ...and RegD Table 5 on page 4 shows selection from one to all four of the outputs the Outputs Disabled Mode EN low and Bypass Mode EN high BYPASS low There is an option reserved for vendor test Disabled outputs are set to High Z At power up the SMBus registers default to the last entry in Table 6 on page 5 The value at RegTest is 0 The values at RegA RegB RegC and RegD are all 1 Thus all outputs are ...

Страница 4: ...ice and the lower three bits are the ID numbers assigned to the vendor by Rambus Notes 3 Bypass Mode REFCLK bypasses the PLL to the output drivers 4 Default mode of operation is at power up Table 5 Modes of Operation for CY24272 EN BYPASS RegTest RegA RegB RegC RegD CLK0 CLK0B CLK1 CLK1B CLK2 CLK2B CLK3 CLK3B L X X X X X X High Z High Z High Z High Z H X 1 X X X X Reserved for Vendor Test H L 0 X ...

Страница 5: ...put Select 0 RegD 1 RW Clock 3 Output Select Table 7 Command Code 81h 5 Bit Register POD Type Description 7 Reserved 0 RW Reserved no internal function 6 Reserved 0 RW 5 Reserved 0 RW 4 Reserved 0 RW 3 Reserved 1 RW Reserved must be set to 1 for proper operation 2 REFSEL 0 RW Reference Frequency Select reference Table 3 on page 3 1 Reserved 0 RW Reserved must be set to 0 for proper operation 0 Reg...

Страница 6: ...VSS 0 5 4 6 V Input Voltage REFCLK REFCLKB Relative to VSS 0 5 VDD 1 0 V Input Voltage Relative to VSS 0 5 VDD 0 5 V TS Temperature Storage Non functional 65 150 C TA Temperature Operating Ambient Functional 0 70 C TJ Temperature Junction Functional 150 C ØJA Junction to Ambient thermal resis tance Zero air flow 100 C W ESDHBM ESD Protection Human Body Model MIL STD 883 Method 3015 2000 V REFCLKB ...

Страница 7: ...25 V VIL Input Signal Low Voltage at ID0 ID1 EN and BYPASS 0 15 0 8 V VIH SM Input Signal High Voltage at SCL and SDA 7 1 4 3 465 V VIL SM Input Signal Low Voltage at SCL and SDA 0 15 0 8 V VTH 8 Input Threshold Voltage for single ended REFCLK 0 35 0 5VDD V VIH SE Input Signal High Voltage for single ended REFCLK VTH 0 3 2 625 V VIL SE Input Signal Low Voltage for single ended REFCLK 0 15 VTH 0 3 ...

Страница 8: ...urrent at 2 625V fref 100 MHz and fout 300 MHz 85 mA IDD 7 Power Supply Current at 2 625V fref 133 MHz and fout 667 MHz 125 mA IOL IREF Ratio of output low current to reference current 16 6 8 7 0 7 2 IOL ABS Minimum current at VOL ABS 17 25 mA VOL SDA SDA output low voltage at test condition of SDA output low current 4 mA 0 4 V IOL SDA SDA output low voltage at test condition of SDA voltage 0 8V 6...

Страница 9: ... SCC PLL output phase error when tracking SSC 100 100 ps tCR tCF Output rise and fall times at 400 667 MHz measured at 20 80 of output voltage 150 ps tCR CF Difference between output rise and fall times on the same pin of the single device 20 80 of 400 667 MHz 22 100 ps Table 9 SMBus Timing Specification Parameter Description Min Max Units FSMB SMBus Operating Frequency 10 100 kHz TBUF Bus free ti...

Страница 10: ...es Equal require ments apply rising edges of the CLK signal Figure 7 on page 11 shows the definition of cycle to cycle duty cycle error tDC ERR Cycle to cycle duty cycle is defined as the difference between tPW high times of adjacent differential clock cycles Equal requirements apply to tPW low times of the differential click cycles Differential Driver CLK CLKB Swing Current Control ISET RRC Measu...

Страница 11: ...Voltage Figure 6 Cycle to cycle Jitter Figure 7 Cycle to cycle Duty cycle Error VH tR tF 80 20 VL V t Vx nom CLK CLKB Vx Vx CLK CLKB tCYCLE i tCYCLE i 1 tJ tCYCLE i tCYCLE i 1 over 10 000 consecutive cycles CLK CLKB tCYCLE i tPW i tPW i tPW i 1 tPW i 1 tCYCLE i 1 tDC ERR tPW i tPW i 1 and tPW i 1 tPW i 1 Feedback ...

Страница 12: ...b Free CY24272ZXC 28 pin TSSOP Commercial 0 C to 70 C CY24272ZXCT 28 pin TSSOP Tape and Reel Commercial 0 C to 70 C PIN 1 ID SEATING PLANE BSC BSC 0 8 PLANE GAUGE 1 28 9 60 0 378 1 10 0 043 MAX 0 65 0 025 0 20 0 008 0 05 0 002 6 50 0 256 0 076 0 003 6 25 0 246 4 50 0 177 4 30 0 169 9 80 0 386 0 15 0 006 0 19 0 007 0 30 0 012 0 09 0 003 0 25 0 010 0 70 0 027 0 50 0 020 0 95 0 037 0 85 0 033 51 8512...

Страница 13: ...r firmware is owned by Cypress Semiconductor Corporation Cypress and is protected by and subject to worldwide patent protection United States and foreign United States copyright laws and international treaty provisions Cypress hereby grants to licensee a personal non exclusive non transferable license to copy use modify create derivative works of and compile the Cypress Source Code and derivative ...

Отзывы:

Нет отзывов