
GLOSSARY
address-only cycle ---------------- A DTB cycle that consists of an address broadcast, but no data transfer.
The slave does not acknowledge address-only cycles and the master
terminates the cycle without waiting for an acknowledgment.
block write cycle ------------------ A DTB cycle used to transfer a block of 1 to 256 bytes from a master to a
slave. The block write cycle is very similar to the block read cycle. It uses
a string of 1-, 2-, or 4-byte data transfers and the master does not release
the DTB until all of the bytes have been transferred. It differs from a
string of write cycles in that the master broadcasts only one address and
address modifier (at the beginning of the cycle). Then the slave
increments this address on each transfer so that the next transfer is stored
in the next higher location.
bus timer---------------------------- A functional module that measures the time each data transfer takes on
the DTB and terminates the DTB cycle if a transfer takes too long.
Without this module, it could wait forever for a slave to respond if the
master tries to transfer data to or from a nonexistent slave location. The
bus timer prevents this by terminating the cycle.
CSR --------------------------------- Control/status register. These registers are used for configuration and
control.
daisy chain topology-------------- A configuration in which devices are connected to each other in sequence
deterministic ----------------------- Completely predictable message transit time from application to
application.
DMA-------------------------------- Direct memory access transfer. An I/O transfer conducted by a device
controller which accesses memory directly and, as a result, can transfer a
large volume of data without requesting a processor interrupt after each
unit amount. Contrast with programmed I/O (PIO) transfer.
device interrupt -------------------- An interrupt received on interrupt priority levels 20-23. Device interrupts
can be requested only by devices, controllers, and memories.
FIFO -------------------------------- A data storage method; First In First Out. Also refers to the specific
storage area; Transmit FIFO, Interrupt FIFO, etc.
foreign message ------------------- A message that is in (passing through) a node other than the one of origin.
frame------------------------------ An
organized finite stream of data moving through a network that
includes pertinent and overhead transmission control and management
data. Frames are dynamically sized from 4 to 128 bytes.
HBI---------------------------------- Host Broadcast Interrupt
HUI---------------------------------- Host Unicast Interrupt
Copyright 2005
GLOSSARY-1
GT200 Hardware Reference
Содержание GT200
Страница 1: ...GT200 Hardware Reference for PCI and PMC Cards Document No G T MR G1PCPMCP A 0 A4 ...
Страница 2: ......
Страница 8: ...TABLE OF CONTENTS This page intentionally left blank Copyright 2005 iv GT200 Hardware Reference ...
Страница 12: ......
Страница 40: ......
Страница 49: ...B B COUNTER TIMER DEFINITIONS APPENDIX B COUNTER TIMER DEFINITIONS ...
Страница 50: ......
Страница 53: ...1 GLOSSARY GLOSSARY ...
Страница 54: ......
Страница 58: ...GLOSSARY This page intentionally left blank Copyright 2005 GLOSSARY 4 GT200 Hardware Reference ...
Страница 59: ...INDEX ...
Страница 60: ......