APPENDIX D
10-11
SL240 XMC User Guide
Copyright 2017
Table D-1 Parallel FPDP Timing Specifications
Parameter
Description
At Transmitter
End of Cable
At Receiver
End of Cable
FPDP
Clock Used
1
Data, /DVALID, /
SYNC setup time
6.0 ns min.
5.0 ns min.
TTL
1
Data, /DVALID, /
SYNC setup time
5.5 ns min.
4.5 ns min.
+/- PECL
2
Data, /DVALID, /
SYNC hold time
12.8 ns min.
11.8 ns min.
TTL
2
Data, /DVALID, /
SYNC hold time
12.0 ns min.
11.0 ns min.
+/- PECL
Table D-2 FPDP Transmitter Interface Timing Specifications
Parameter
Description
Min
Max
3
/SUSPEND asserted to data stop
---
16 clocks
4
/SUSPEND de-asserted to data started
1 clock
---
Содержание FHA5-XE1MWB04-00
Страница 2: ......
Страница 6: ......
Страница 7: ......
Страница 8: ......
Страница 9: ...SL240 XMC PCIe Card 1 FOREWORD ...
Страница 10: ......
Страница 13: ...SL240 XMC PCIe Card 2 INTRODUCTION ...
Страница 14: ......
Страница 18: ......
Страница 19: ...SL240 XMC PCIe Card 3 TECHNICAL SUPPORT ...
Страница 20: ......
Страница 22: ......
Страница 23: ...SL240 XMC PCIe Card 4 PRODUCT OVERVIEW ...
Страница 24: ......
Страница 35: ...SL240 XMC PCIe Card 5 INSTALLATION ...
Страница 36: ......
Страница 42: ......
Страница 43: ...SL240 XMC PCIe Card 6 OPERATION ...
Страница 44: ......
Страница 49: ...SL240 XMC PCIe Card 7 APPENDIX A ...
Страница 50: ......
Страница 59: ...SL240 XMC PCIe Card 8 APPENDIX B ...
Страница 60: ......
Страница 66: ......
Страница 67: ...SL240 XMC PCIe Card 9 APPENDIX C ...
Страница 68: ......
Страница 71: ...SL240 XMC PCIe Card 10 APPENDIX D ...
Страница 72: ......
Страница 79: ...APPENDIX D 10 9 SL240 XMC User Guide Copyright 2017 Figure D 2 Parallel FPDP Interface Timing Diagram ...