4-12
SL240 XMC User Guide
PRODUCT OVERVIEW
Copyright 2017
4.4.5 Multiple Master Ring
This is another form of ring topology, where there are multiple masters on the ring, and these
masters have to receive data as well as transmit data to the next master. In the most complex
case, each node is a master, which means that it receives data from the previous master and
sends data to the next master. Flow control is not allowed in this topology for rings above two
nodes, and the data cannot be passed through masters unless control guarantees that there is at
least one source-only node on the ring and that no two masters will transmit at the same time.
Single master rings should temporarily become multiple master rings when switching loop
masters.
Figure 4-9 Multiple Master Ring
4.5 Status Link Up LED
The Link Up LEDs indicate a signal is present on the receiver. These LEDs gives no indication of
the validity of the signal, only that a signal is present. A Link Up LED is present for each of the
four Channels. The Link Up LEDs are by the transceivers near the front panel.
Содержание FHA5-XE1MWB04-00
Страница 2: ......
Страница 6: ......
Страница 7: ......
Страница 8: ......
Страница 9: ...SL240 XMC PCIe Card 1 FOREWORD ...
Страница 10: ......
Страница 13: ...SL240 XMC PCIe Card 2 INTRODUCTION ...
Страница 14: ......
Страница 18: ......
Страница 19: ...SL240 XMC PCIe Card 3 TECHNICAL SUPPORT ...
Страница 20: ......
Страница 22: ......
Страница 23: ...SL240 XMC PCIe Card 4 PRODUCT OVERVIEW ...
Страница 24: ......
Страница 35: ...SL240 XMC PCIe Card 5 INSTALLATION ...
Страница 36: ......
Страница 42: ......
Страница 43: ...SL240 XMC PCIe Card 6 OPERATION ...
Страница 44: ......
Страница 49: ...SL240 XMC PCIe Card 7 APPENDIX A ...
Страница 50: ......
Страница 59: ...SL240 XMC PCIe Card 8 APPENDIX B ...
Страница 60: ......
Страница 66: ......
Страница 67: ...SL240 XMC PCIe Card 9 APPENDIX C ...
Страница 68: ......
Страница 71: ...SL240 XMC PCIe Card 10 APPENDIX D ...
Страница 72: ......
Страница 79: ...APPENDIX D 10 9 SL240 XMC User Guide Copyright 2017 Figure D 2 Parallel FPDP Interface Timing Diagram ...