background image

T

ECHNOLOGY 

B

RIEF

 (cont.)

10

ECG066/1198

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

rate of 334 MB/s.  The large amount of memory bandwidth consumed by monitor refreshing is
not available to the processor and graphics controller for other tasks.  In contrast, all graphics
cards used in Compaq workstations use dual-ported memory that does not take bandwidth from
the graphics controller.

CPU

Memory

Controller

Graphics

Controller

Monitor

PCI

Controller

PCI Slots and
other Devices

Figure 6.  Unified Memory Architecture used in the 02 workstation from Silicon Graphics, Inc.

The new architecture being implemented by Compaq (Figure 7) allows the processor and graphics
controller to access separate memory pools concurrently.  Furthermore, the ELSA Gloria-L 3D
graphics board and the Diamond Fire GL 4000 3D graphics board available with the new
Compaq workstations have their own frame buffer and Z-buffer/texture memory.  They do not
rely on a common pool of memory for most data.  Since data is accessed on two separate buses at
the same time, the actual bandwidth is 1.07 GB/s for the memory bus plus the bandwidth of the
graphics controller memory buses.

CPU

CPU

Memory

Controller

Memory

Controller

SCSI

Controller

Di
s

k

PCI Slots and
other Devices

PCI

Controller

PCI Slots and
other Devices

PCI

Controller

Graphics

Controller

Figure 7.  The new Highly Parallel System Architecture allows the processors and graphics controller to
access two separate memory buses concurrently.

Содержание Professional 5100

Страница 1: ...tion DCC place growing demands on system resources increasing system bandwidth becomes a critical business issue After evaluating available system architectures Compaq determined that only a new highl...

Страница 2: ...TwinTray ROMPaq LicensePaq QVision SLT ProLinea SmartStart NetFlex DirectPlus QuickFind RemotePaq BackPaq TechPaq SpeedPaq QuickBack PaqFax Presario SilentCool CompaqCare design Aero SmartStation Min...

Страница 3: ...s from other architectures used in X86 systems ARCHITECTURE OVERVIEW Unlike any previous architecture used in X86 systems the new architecture being implemented by Compaq incorporates a highly paralle...

Страница 4: ...sional Workstation 8000 will use the 200 MHz Pentium Pro processor with an integrated 512 KB L2 cache that runs at the core processor speed of 200 MHz The high speed processor and cache provide top pe...

Страница 5: ...nd SMP aware applications Each memory bus is 144 bits wide and consists of 128 bits of data plus 16 bits for Error Checking and Correction ECC The new architecture uses buffered 60 ns Extended Data Ou...

Страница 6: ...arge CAS Precharge Figure 4 Basic timeline for sequential reads from the same page of DRAM While it is fairly common for a single processor to access consecutive memory locations consecutive cycles in...

Страница 7: ...MB 2 x 128 MB 4 512 MB 4 x 64 MB 4 x 64 MB 1 512 MB 6 x 64 MB 2 x 64 MB 2 512 MB 8 x 64 MB 3 512 MB 4 x 128 MB 4 1 GB 8 x 64 MB 4 x 128 MB 1 1 GB 4 x 128 MB 4 x 128 MB 2 1 GB 8 x 128 MB 3 1 GB 4 x 256...

Страница 8: ...bus It is controlled by an I O cache controller When a PCI bus master requests data from system memory the I O cache controller automatically reads a full cache line 32 bytes from system memory at the...

Страница 9: ...up to 1 07 GB s two to four times the bandwidth of other NT X86 systems Furthermore with dual peer PCI buses high bandwidth peripherals can be placed on separate PCI buses CPU CPU Memory Controller S...

Страница 10: ...hics controller to access separate memory pools concurrently Furthermore the ELSA Gloria L 3D graphics board and the Diamond Fire GL 4000 3D graphics board available with the new Compaq workstations h...

Страница 11: ...tively However a crossbar switch is an expensive solution in a system with several buses The reason is that all the buses must go into a single chip that has sufficient pins for each bus This requires...

Страница 12: ...o memory bus provides bandwidth of 533 MB s Figure 9 Block diagram of the LX architecture The Highly Parallel System Architecture supports industry standard EDO memory arranged in 2 1 interleaved bank...

Страница 13: ...eaks of up to 40 percent Thus PCI graphics cards still have headroom to double performance without saturating the PCI bus The dual PCI buses in the Highly Parallel System Architecture in some cases pr...

Отзывы: