Chapter 3
29
AGP cards. Your VGA card must support 4X mode in order to take advantage of the
faster speed.
CPU & PCI Bus Control:
1. PCI1/PCI2 Master 0 WS Write
When Enabled, writes to PCI bus are executed with zero wait states.
2. PCI Delay Transaction
The chipset has an embedded 32-bit posted write buffer to support delay transactions
cycles. Select Enabled to support compliance with PCI specification version 2.1.
Memory Hole
Enabling this function will allow a 1MB memory space for ISA card usage. It is
advice to leave the default setting at disabled for better performance. Available
options include [
Disabled
] and [1
5M – 16M
].
System BIOS Cacheable:
Enabling this function allows caching of the system BIOS ROM at F0000h-FFFFFh,
resulting in better system performance. However, if any program writes to this
memory area, a system error may result. It is advised to leave this setting. Caching the
system BIOS results in better performance than shadowing the system BIOS.
Video RAM Cacheable:
Enabling this function will allows caching of the video RAM, resulting in better
system performance. However, if any programs write to this memory area, a system
error may occur.
Flash BIOS Protection:
The motherboard manufacturer developed BIOS protection technology that protects
the System BIOS from accidental corruption by unauthorized users or computer
viruses. When enabled, the BIOS data cannot be changed when attempting to update
BIOS with the FLASH utility. When disabled, the BIOS data can be updated by using
the FLASH utility.
Chapter 3
30
3-4 Integrated Peripherals
This section provides information on setting peripheral devices. By choosing the
Integrated Peripherals option from the CMOS Setup Utility menu (Figure 3-1), the
screen below is displayed. This sample screen contains the manufacturer's default
values for the motherboard.
Figure 3-5 Integrated Peripherals Screen
VIA OnChip IDE Device:
Press [
Enter
] to enter the sub-menu, which contains the following items for advanced
control:
1.
On-Chip Primary IDE Channel 0/1:
You can set this to disable the On Chip IDE controller if you are going to add an
extra higher performance IDE board.
2.
IDE Prefetch Mode:
The onboard IDE drive interfaces support s prefetching, for faster drive accesses. Set
to [
Disabled
] if this primary or secondary.
