C&T Solution CT-CIB61, Руководство пользователя, Страница: 31 / 76

CT-CIB61 Intel® 3rd Generation Core™ Processor i7/i5/i3 COM Express Type 6 Module
３１
The integrated GbE controller contains power management registers for PCI,
so it supports the Advanced Configuration and Power Interface (ACPI)
specification. This enables the network-related activity (using an internal host
wake signal) to wake up the host.
Signal I/O Description
GBE0_MDI[0:3]+
GBE0_MDI[0:3]-
I/O
Gigabit Ethernet Controller 0: Media Dependent
Interface Differential Pairs 0, 1, 2, 3. The MDI
can operate in 1000, 100 and 10 Mbit/sec
modes. Some pairs are unused in some modes,
per the following:
1000BASE-T 100BASE-TX 10BASE-T
MDI[0]+/- B1_DA+/- TX+/- TX+/-
MDI[1]+/- B1_DB+/- RX+/- RX+/-
MDI[2]+/- B1_DC+/-
MDI[3]+/- B1_DD+/-
GBE0_ACT# OD
Gigabit Ethernet Controller 0 activity indicator,
active low
GBE0_LINK# OD
Gigabit Ethernet Controller 0 link indicator, active
low
GBE0_LINK100# OD
Gigabit Ethernet Controller 0 100 Mbit/sec link
indicator, active low
GBE0_LINK1000# OD
Gigabit Ethernet Controller 0 1000 Mbit/sec link
indicator, active low
GBE0_CTREF REF Reference voltage for Carrier Board Ethernet
channel 0 magnetics center tap. The reference
voltage is 3.3V.
4.11 LPC
The LPC interface provides legacy I/O support on a Carrier Board via a Super
I/O and system management devices.
Signal I/O Description
LPC_AD[0:3] I/O
LPC multiplexed address, command and data
bus
LPC_FRAME# O
LPC frame indicates the start of an LPC cycle
LPC_DRQ[0:1]# I
LPC serial DMA request
LPC_SERIRQ I/O
LPC serial interrupt
LPC_CLK O
LPC clock output-33MHz nominal
4.12 SPI
The Serial Peripheral Interface (SPI) is a 4-pin interface that supports