&$(1
&$(1
Document type:
Title:
Revision date:
Revision:
User's Manual (MUT)
Mod. V791, ICARUS 32-channel analog board
27/05/99
2
NPO:
Filename:
Number of pages:
Page:
00100/98:V791x.MUTx/02
V791MN4.DOC
17
13
3.3.1. INPUTS
INPUT CONNECTOR (P3)
Mechanical specifications:
64-pin, C-type, A/C lines, DIN41612 standard connector;
Electrical specifications:
•
AIN0..AIN31: analog inputs referring to the channels 0..31;
•
AGND:
common terminal of the analog inputs.
POWER SUPPLY CONNECTOR (P1)
Mechanical specifications:
30-pin, C-type, A/B/C lines, DIN41612 standard connector;
Electrical specifications:
•
VCCD:
+5V for the digital section;
•
VCCA:
+5V for the preamplifiers;
•
VCCA1:
+5V for the shapers and the analog multiplexer and ADC section;
•
VEEA:
-5V for the preamplifier;
•
VEEA1:
-5V for the analog multiplexer and shapers;
•
DGND:
common terminal of the digital section;
•
AGND:
common terminal of the preamplifiers;
•
AGND1:
common terminal of the shapers, analog multiplexers and ADCs;
•
B_CLK:
40 MHz clock coming from the backplane, differential LVDS;
•
/B_CLK:
40 MHz clock coming from the backplane, differential LVDS, inverted
phase;
•
VDAC:
setting voltage of the baseline (in the range ±2.5 V);
•
TPO_EN:
test pulse enable for the odd channels, TTL;
•
TPE_EN:
test pulse enable for the even channels, TTL;
•
TPULSE:
test pulse signal; this signal must be trapezoidal and have edge
amplitude and width so as to inject the desired current through a 1-pF
capacitor after a 1:11-attenuation. Optionally, the test signal can be
generated externally according to the test method used in the
experiment;
•
-TPULSE:
test pulse signal, inverted phase;
•
EN_BRD:
as long as it is high, the V791 Logic is forced in the reset state, TTL.
