
Document type:
Title:
Revision date:
Revision:
User's Manual (MUT)
Mod. N568B/LC 16 Ch Spectroscopy Amplifiers
26/01/2007
4
Filename:
Number of pages:
Page:
N568B_N568LC_REV4.DOC
37
19
Table 4.1: Mod. V288 Registers
NAME TYPE
ADDRESS
FUNCTION
Transmit Data Buffer
Write only
Base A %00
Transmit data storage
Receive Data Buffer
Read
only
Base A %00
Receive data storage
Status Register
Read
only
Base A %02
After an H. S. CAENET operation has
been performed, This register indicates
whether the operation is valid or not
FFFE= valid operation
FFFF= no valid operation
Transmission Register
Write only
Base A %04 By writing into this register the Transmit
Data buffer content is transmitted on the
cable
Reset Register
Write only
Base A %06
Module's Reset
Interrupt Vector
Register
Write only
Base A %08
Interrupt vector programming register
4.2.1 Master to Slave data composition (V288 case)
The Master to Slave data have to be written in the Transmit Data Buffer, by performing subsequent
write accesses as follows:
Table 4.2: Master to Slave data composition (V288 case)
Order Operation Address
Datum
(HEX) Meaning
1
Write
Base Ad. + 0
%0001
H. S. CAENET Controller identified code
2
Write
Base Ad. + 0
%00XX
Module Number
3
Write
Base Ad. + 0
Code
First word of the Operation Code to be performed
4
Write
Base Ad. + 0
Code/Set
Possible subsequent word of the Set value
As soon as the data packet has been stored in the Transmit Data Buffer, it can be transmitted on the
cable by performing a Write operation on the Transmission Register. The Operation Codes are shown
in Tab. 4.7.
After a transmission, in the V288 Receive Data Buffer the User reads the Slave response or a V288
error message (e. g., if the V288 does not receive any Slave response within a period of 500 msec it
stores the code %FFFF in the Receive Data Buffer, see Table 4.10).
4.2.2 Slave to Master data composition (V288 case)
The answer data coming from the Mod. N568B/LC or a Mod. V288 error message are automatically
stored into the V288 Receive Data buffer and therefore are available to the User. As soon as the data
packet is stored in this buffer, a VME interrupt (if enabled) is generated.
The following Table shows the structure of the N568B/LC data packet: