BVME4000/6000
52
Copyright
1993,1995,1998,2001 BVM Ltd.
7.13 Parallel
Port/Timer
7.13.1 Overview
The Parallel Interface/Timer (PI/T) is based on the MC68230. This block provides a bi-directional, 8-
bit, double-buffered, Centronics compatible parallel Interface. This interface is electrically buffered to
provide 48mA of drive. Connection can be made via the front panel connector JP3 or via a paddle
board connected to the backplane P2.
The PI/T provides internal Board Control Register functions to control SCC clock selection, Watchdog
refresh and VMEbus Arbitration Selection.
The PI/T contains an independent, 24-bit timer with a 5-bit prescaler. The timer may be clocked from
the PI/T clock pin or from the T1 output pin of the RTC Timer 1 - refer to "7.12 Real Time
Clock/Timers (on page 50)" for more details. It can generate periodic interrupts or a single interrupt
after programmed time period. The CLK pin is driven from CPUCLK divided by 4, thus with a 25MHz
bus clock, the PI/T CLK is driven at 6.25MHz.
For full programming details, refer to the MC68230 documentation detailed in the "A.7 MC68230 (on
page 60)" section of this manual.
7.13.2 Port A Usage
The MC68230 port A is available for use as an 8-bit parallel I/O port. It is buffered using a bi-
directional transceiver to give 48mA of drive. The direction control of the transceiver is via port C -
refer to "7.13.4 Port C Usage (on page 54)" for more details. Any of the port A sub-modes may be
used. However, because the port is connected to an 8-bit wide transceiver, ALL the bits must be
programmed to be in the same direction; all inputs or all outputs. The direction programmed must
match that of the transceiver set up via port C.
7.13.3 Port B Usage
The MC68230 port B is dedicated as an internal Board Control Register. This port needs to be
configured for simple pin I/O. Therefore the MC68230 must be configured for Port Mode 0. This is set
up in the PORT GENERAL CONTROL REGISTER by programming bits 7 & 6 both CLEAR. Port B
must be configured to Sub Mode 1X. This is set up in the PORT B CONTROL REGISTER by
programming bit 7 SET.
D7
D6
D5
D4
D3
D2
D1
D0
OUT
OUT
OUT
OUT
OUT
IN/OUT
OUT
OUT
/RRS
/SYSCON
RQLVL1
RQLVL0
SCL
SDA
SCLKA
SCLKB
Bit 7:
/RRS: Round Robin Select.
This must be programmed as an output pin. This bit controls the VMEbus arbitration
mechanism used by the BVME4000/6000 when enabled as a System Controller. When the bit
is SET straight prioritised (PRI) or single level (SGL) is used. When CLEAR Round Robin
Select (RRS) is used. See Section 3 of the VMEbus Specification for a full description - refer
to "A.8 VMEbus (on page 60)" for details of this documentation.
Bit 6:
/SYSCON: System Controller Function Enable.
This must be programmed as an output pin. This bit controls whether the BVME4000/6000 is
the VMEbus System Controller unless overridden by the System Controller Link - refer to
"5.2.12 LK22 VMEbus System Controller Enable (on page 17)" for more details. When
programmed as the VMEbus System Controller, the BVME4000/6000 performs as the
VMEbus arbiter, it drives VMEbus SYSCLK and VMEbus BCLR. When the bit is SET the
BVME4000/6000 is NOT the System controller. When CLEAR the BVME4000/6000 is the
VMEbus System Controller.
Содержание BVME4000
Страница 2: ...This page is intentionally left blank...
Страница 10: ...viii This page is intentionally left blank...