![beneq Lumineq EL240.128.45 Series Скачать руководство пользователя страница 8](http://html.mh-extra.com/html/beneq/lumineq-el240-128-45-series/lumineq-el240-128-45-series_operation-manual_2732572008.webp)
Operation Manual
EL240.128.45 Display
Beneq Oy
Olarinluoma 9
Tel. +358 9 7599 530
VAT ID FI19563372
FI-02200 Espoo
Fax +358 9 7599 5310
www.beneq.com
Finland
www.lumineq.com
Date: February 13, 2017
Document number: ED000810B
Page | 8
3.3
Interface information
This Small Graphics Display (SGD) incorporates an interface that is compatible with the 8-bit
microprocessor interfaces found in comparable LCD displays with built-in controllers. The
display incorporates a built-in RAiO RA8835A standard LCD controller.
Table 4. Pin settings
Signal
Functional description
D0 to D7
Pins 13-20:
Tristate input/output pins. Connect to an 8- or 16-bit
µP-bus.
SEL1
Pin 21:
µP-interface select. Both 8080-family and 6800-family
processors are supported. SEL1 should be tied directly to V
L
or GND to
prevent noise.
SEL1
Interface
A0
/RD
/WR
/CS
0
8080 family
A0
/RD
/WR
/CS
1
6800 family
A0
E
R//W
/CS
/RD or E
Pin 8:
With the 8080 interface, this signal acts as the active-LOW read
strobe. With the 6800 interface, this signal acts as the active-HIGH
enable clock. Data is read from or written to the display when this clock
goes HIGH.
/WR or
R//W
Pin 7:
With the 8080 interface, this signal acts as the active-LOW write
strobe. The bus data is latched on the rising edge of this signal. With the
6800 interface, this signal acts as the read/write control signal. Data is
read from the display if this signal is HIGH, and written to the display if it
is LOW.
/RES
Pin 6:
When low resets RA8835A, must be high or unconnected in
normal operation.
READY
Pin 22: OUTPUT
When data for Row 128 is written to display drivers,
this signal goes high. While the signal is high, it is possible to write data
to RA8835A memory so that it does not cause disturbances to display
data. This signal goes low at the latest 3.5
s before the loading of Row 1
data begins. Signal READY output is CMOS with 100
Ω
series resistor.
/CS
Pin 9:
Chip select. This active-LOW input enables the RA8835A. It is
usually connected to the output of an address decoder device that maps
the RA8835A into the memory space of the controlling microprocessor.