Beckhoff CB2050, Руководство пользователя

Страница: 49 / 73

Advanced Chipset Features Chapter: BIOS Settings
Beckhoff New Automation Technology CB2050 page 49
4.5 Advanced Chipset Features
Phoenix – AwardBIOS CMOS Setup Utility
Advanced Chipset Features
DRAM Timing Selectable [By SPD]
Item Help
x CAS Latency Time 2.5
x Active to Precharge Delay 7
x DRAM RAS# to CAS# Delay 3
x DRAM RAS# Precharge 3
DRAM Data Integrity Mode Non-ECC
MGM Core Frequency [Auto Max 266MHz]
System BIOS Cacheable [Enabled]
Video BIOS Cacheable [Enabled]
Memory Hole At 15M-16M [Disabled]
Delayed Transaction [Enabled]
AGP Aperture Size (MB) [64]
** On-Chip VGA Setting **
On-Chip VGA [Enabled]
On-Chip Frame Buffer Size [32MB]
Display Configuration [Auto]
Current Configuration CRT
Enable 2nd VGA-PCI [Disabled]
↑↓→←:Move Enter:/-/PU/PD:Value F10:Save ESC:Exit F1:Help
F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

DRAM Timing Selectable
Options: By SPD / Manual

CAS Latency Time
Options: 2.5 / 2

Active to Precharge Delay
Options: 5 / 6 / 7

DRAM RAS# to CAS# Delay
Options: 2 / 3

DRAM RAS# Precharge
Options: 2 / 3

DRAM Data Integrity Mode
Options: none

MGM Core Frequency
Options: Auto Max 266MHz /
400/266/133/200 MHz /
400/200/100/200 MHz /
400/200/100/133 MHz /
400/266/133/267 MHz /
400/333/166/250 MHz /
Auto Max 400/333 MHz

System BIOS Cacheable
Options: Enabled / Disabled

Video BIOS Cacheable
Options: Enabled / Disabled

Memory Hole At 15M-16M
Options: Enabled / Disabled