Avago AFBR-83CDZ, Техническое описание

Страница: 18 / 26

18
Avago Technologies Confidential
I/O Timing for Squelch and Disable
Parameter Symbol Min Max Unit Condition and Notes
Rx Squelch Assert Time t
Rxsq,ON
0.080 ms Note 1
Rx Squelch Deassert Time t
Rxsq,OFF
0.080 ms Note 2
Tx Squelch Assert Time t
Txsq,ON
400 ms Note 3
Tx Squelch Deassert Time t
Txsq,OFF
400 ms Note 4
Tx Disable Assert Time t
Txdis,ON
100 ms Note 5
Tx Disable Deassert Time t
Txdis,OFF
400 ms Note 6
Rx Output Disable Assert Time t
Rxdis,ON
100 ms Note 7
Rx Output Disable Deassert Time t
Rxdis,OFF
100 ms Note 8
Squelch Disable Assert Time t
Sqdis,ON
100 ms Note 9
Squelch Disable Deassert Time t
Sqdis,OFF
100 ms Note 10
Notes:
1. Time from loss of Rx input signal until the squelched output condition is reached.
2. Time from resumption of Rx input signals until normal Rx output condition is reached.
3. Time from loss of Tx input signal until the squelched output condition is reached.
4. Time from resumption of Tx input signals until normal Tx output condition is reached.
5. Time from Tx Disable bit set (value = 1b) until optical output falls below 10% of nominal.
6. Time from Tx Disable bit cleared (value = 0b) until optical output rises above 90% of nominal. Measured from Stop bit low-to-high SDA transition.
7. Time from Rx Output Disable bit set (value = 1b) until Rx output falls below 10% of nominal.
8. Time from Rx Output Disable bit cleared (value = 0b) until Rx output rises above 90% of nominal.
9. This applies to Rx and Tx Squelch and is the time from bit set (value = 1b) until squelch functionality is disabled.
10. This applies to Rx and Tx Squelch and is the time from bit cleared (value = 0b) until squelch functionality is enabled.