Auvidea X221D, Справочное руководство

Страница: 16 / 40

X221D & X221D-AI TECHNICAL REFERENCE MANUAL
VERSION: 0.3 Page 16 of 40 AUG.2022
14 CSI_6_CLK_P J44
15 CSI_6_CLK_N J45
16 GND
17 CSI_6_D1_P H46
18 CSI_6_D1_N H45
19 GND
20 CSI_6_D0_P K44
21 CSI_6_D0_N K43
22 GND
Per special request Auvidea can manufacture the board with CAM1_PWDN and CAM2_PWDN with
pullup to 1.8V.
5.17 J20 – PCIe x4
Pin Description Socket pin Note
1 VDD_3V3 3.3V
2 VDD_3V3 3.3V
3 VDD_3V3 3.3V
4 GND
5 PEX_CLK0_P E15
6 PEX_CLK0_N E14
7 GND
8 UPHY_TX2_P K21
9 UPHY_TX2_N K20
10 GND
11 UPHY_RX2_P B21
12 UPHY_RX2_N B20
13
GND
14 UPHY_TX3_P H20
15 UPHY_TX3_N H21
16 GND
17 UPHY_RX3_P D20
18 UPHY_RX3_N D21
19 GND
20 UPHY_TX4_P J18
21 UPHY_TX4_N J19
22 GND
23 UPHY_RX4_P A18
24 UPHY_RX4_N A19
25
GND
26 UPHY_TX5_P G19
27 UPHY_TX5_N G18
28 GND
29 UPHY_RX5_P C19
30 UPHY_RX5_N C18
31 GND
32
PEX_WAKE_N A8
33 PEX_L0_RST_N D10