![Atmel TSEV83102G0B Скачать руководство пользователя страница 11](http://html1.mh-extra.com/html/atmel/tsev83102g0b/tsev83102g0b_user-manual_3003514011.webp)
Operating Procedures and Characteristics
3-2
TSEV83102G0B - Evaluation Board User Guide
2166B–BDC–04/03
4.
Connect the analog signal V
IN
. The inverted phase clock input V
INB
may be left
open (as on cavity 50
Ω
terminated). Use a low phase noise RF source. Full
scale range is 0.5V peak to peak around 0V, (±250 mV), or -2 dBm into 50
Ω
.
Input frequency can range from DC up to 1.8 GHz. At 3.0 GHz, the ADC attenu-
ates the input signal by -3 dB. The board insertion loss (S21) will be furnished in
the definitive document release.
5.
Connect the high speed data acquisition system probes to the output connector.
The connector pitch (2.54 mm) is compatible with high speed digital acquisition
system probes. The digital data are on-board differentially terminated. However,
the output data can be picked up either in single-ended or differential mode.
3.3
Use with DMUX
Evaluation Board
The TSEV81102G0 DMUX evaluation board has been designed to be fully compatible
with the TSEV83102G0B ADC evaluation board.
The DEMUX input configuration has been optimized to be connected to the
TS83102G0B ADC (CBGA152 package).
When using the DEMUX board with the ADC board, do not forget to set, for proper use,
CLKINTYPE in mode DR/2 (jumper on-board).
The power-up sequence should be:
1.
Supply the ADC first
2.
Supply the DMUX
3.
Perform an asynchronous reset on the DMUX board
When this power up sequence has been completed, the synchronization between the
DEMUX and ADC boards can be achieved via the DEMUXDelADjCtrl potentiometer on
the DEMUX evaluation board. To achieve a good synchronization between the two
boards, it is recommended to run the ADC at its full speed (max sampling rate) and tune
the DEMUX Delay Adjust Control potentiometer to the left and take down the settings for
which the boards are de-synchronized and similarly to the right to see the loss of syn-
chronization at the other extremity. The right setting of the potentiometer is in the middle
of these two settings and should be right for all sampling rates of the ADC.
Please refer to the "ADCs and Demux Application Notes" document for more
information.