![background image](http://html1.mh-extra.com/html/arcam/diva-dv79/diva-dv79_service-manual_2963701015.webp)
ISSUE
DRAWING NO.
DRAWING TITLE
DATE
Filename:
ECO No.
DESCRIPTION OF CHANGE
L967C1.Prj
DV79 MAIN BOARD TOP LEVEL
Contact Engineer:
L967C1
19-Feb-2004
INITIALS
Printed:
1
11
Sheet
of
Notes:
Contact Tel:
(01223) 203270
Peter Gaggs
A & R Cambridge Ltd.
Pembroke Avenue
Cambridge CB5 9QR
Waterbeach
A2
MUTE*
ML_8740_0
MC
MD
ML_8740_2
FSEL0
ML_8740_1
ENABLE_AV
16/9
GAIN_SCALING
SERIAL_RX
SERIAL_TX
IRRCV
SPDIF
ADAT1
ADAT2
ADAT0
ABCLK
ALRCLK
CLK27M_VADDIS
MCLK_VADDIS
RESET*
PSUFS0
PSUFS1
CLK_27M_VID
VSYNC*
HSYNC*
VIDP[0..19]
REM_BUS_P
REM_BUS_N
9190INT*
FSEL1
PROG/INT*
DDC_SDA
DDC_SCL
SDA
SCL
CEC
HDMI_RESET*
L967C2
L967C2.sch
FSEL0
CLK27M_VADDIS
MCLK_VADDIS
MCLK_DAC0
MCLK_DAC1
MCLK_DAC2
ABCLK
ALRCLK
ABCLK_DAC0
ABCLK_DAC1
ABCLK_DAC2
ALRCLK_DAC0
ALRCLK_DAC1
ALRCLK_DAC2
PSUCLK
PSUFS0
PSUFS1
MUTE*
MUTE_BUF*
FSEL1
MCLK_HDMI
ABCLK_HDMI
ADAT0
ADAT1
ADAT_DAC0
ADAT_DAC1
ADAT2
ADAT_DAC2
SPDIF
ENABLE_AV
L967C3
L967C3.Sch
ALRCLK_DAC0
ADAT_DAC0
ABCLK_DAC0
MCLK_DAC0
MD
MC
ML_8740_0
RESET*
GAIN_SCALING
MUTE_BUF*
AC_PRES*
SCART_LEFT
SCART_RIGHT
L967C4
L967C4.Sch
ALRCLK_DAC1
ADAT_DAC1
ABCLK_DAC1
MCLK_DAC1
MD
MC
ML_8740_1
RESET*
CENTRE_OUT
SUB_OUT
L967C5
L967C5.Sch
ALRCLK_DAC2
ADAT_DAC2
ABCLK_DAC2
MCLK_DAC2
MD
MC
ML_8740_2
RESET*
CENTRE_OUT
SUB_OUT
L967C6
L967C6.Sch
SCART_LEFT
SCART_RIGHT
SCART_BLUE
SCART_GREEN
SCART_RED
SCART_COMPOSITE
ENABLE_AV
16/9
L967C8
L967C8.Sch
PSUCLK
AC_PRES*
L967C10
L967C10.Sch
HDMI_RESET*
9190_INT*
SCL
SDA
VIDP[0..19]
VSYNC*
HSYNC*
CLK27M_VID
MCLK_HDMI
SPDIF
PROG/INT*
DDC_SCL
DDC_SDA
ADAT0
ADAT1
ADAT2
ALRCLK
ABCLK_HDMI
CEC
L967C11
L967C11.Sch
FSEL0
FSEL1
PSUFS0
PSUFS1
ADAT0
ADAT1
ADAT2
ABCLK
ALRCLK
SPDIF
MUTE*
CLK27M_VADDIS
MCLK_VADDIS
GAIN_SCALING
RESET*
MD
MC
ML_8740_0
ML_8740_1
ML_8740_2
PSUCLK
AC_PRES*
ADAT_DAC0
ABCLK_DAC0
ALRCLK_DAC0
MCLK_DAC0
MUTE_BUF*
MD
MC
ADAT_DAC1
ABCLK_DAC1
ALRCLK_DAC1
MCLK_DAC1
ADAT_DAC2
ABCLK_DAC2
ALRCLK_DAC2
MCLK_DAC2
ADAT0
ADAT1
ADAT2
ABCLK_HDMI
ALRCLK
MCLK_HDMI
RESET*
9190INT*
PROG/INT*
DDC_SDA
DDC_SCL
SDA
SCL
VIDP[0..19]
HSYNC*
VSYNC*
CLK_27M_VID
16/9
ENABLE_AV
SCART_LEFT
SCART_RIGHT
SCART_COMPOSITE
SCART_RED
SCART_GREEN
SCART_BLUE
COMPOSITE
Y
U
V
SVID_Y
SVID_C
MD
MC
RESET*
RESET*
IRRCV
SERIAL_TX
SERIAL_RX
REM_BUS_P
REM_BUS_N
VADDIS V
SHEET 2
CLOCKS
SHEET 3
DAC L&R
SHEET 4
DAC LS&RS
SHEET 5
DAC C & SUB
SHEET 6
HDMI
SHEET 11
VIDEO ENCODER
SHEET 7
SCART
SHEET 8
COMMS, VIDEO OUT
SHEET 9
POWER
SHEET 10
CEC
PG
1.0
ENABLE_AV
V
U
Y
COMPOSITE
SVID_Y
SVID_C
REM_BUS_P
REM_BUS_N
IRRCV
ENABLE_AV
SERIAL_RX
SERIAL_TX
L967C9
L967C9.Sch
VIDP[0..19]
HSYNC*
VSYNC*
CLK27M_VID
SDA
SCL
RESET*
COMPOSITE
SCART_COMPOSITE
SVID_Y
SVID_C
Y
SCART_GREEN
U
SCART_BLUE
V
SCART_RED
L967C7
L967C7.Sch
ITEM100
1
Blank PCB DV79 Main Board
L967PB
03_E020
19-02-04
Production release
HDMI_RESET*