
AWARD BIOS
3-11
Chipset Features
Æ
Auto Configuration
Auto Configuration
Enabled
Disabled
When
Enabled
, the DRAM and cache related timing
are set to pre-defined value according to CPU type
and clock. Select
Disable
if you want to specify your
own DRAM timing.
Chipset Features
Æ
DRAM Speed Selection
DRAM Speed
Selection
50 ns
60 ns
There are two sets of DRAM timing parameters can
be automatically set by BIOS, 50ns and 60ns.
Chipset Features
Æ
MA Wait State
MA Wait State
Slow
Fast
To enable or disable one additional MA (DRAM
memory address) wait state. The default setting is
Slow
. Set it to Fast if you have heavy loading (many
chip count) or lower speed DRAM.
Chipset Features
Æ
EDO RAS# to CAS# Delay
EDO RAS# to CAS#
Delay
2
3
This option allows you to set the wait state between
row address strobe (RAS) and column address
strobe (CAS) signals.
Chipset Features
Æ
EDO RAS# Precharge Time
EDO RAS#
Precharge Time
3
4
This parameter specifies the number of clocks
required to deassert the RAS signal to prevent DRAM
from losing data after performing a read. This
operation is called Precharge.