Analog Devices EVAL-AD9888EB Скачать руководство пользователя страница 4

EVAL-AD9888EB 

 

Rev. 0 | Page 4 of 4 

Table 1. Sample Settings for the EVAL-AD9888EB 

PLL Timing Chart 

  

Horizontal 

Sync 

 

 

 

 

Mode Resolution 

Nominal Frequency 
(kHz) Polarity 

PLL Divider

1

 

N + 1 

Nominal Pixel 
Clock (MHz) 

VCO 
Range

2

 

Charge Pump 
Current

2

 

VGA 

640 × 480 @ 60 Hz 

31.469 

800 

25.175 

00 

010 

 

640 × 480 @ 72 Hz 

37.861 

832 

31.500 

00 

100 

 

640 × 480 @ 75 Hz 

37.500 

840 

31.500 

00 

100 

 

640 × 480 @ 85 Hz 

43.269 

832 

36.000 

00 

100 

SVGA 

800 × 600 @ 56 Hz 

35.156 

N/P 

1024 

36.000 

00 

100 

 

800 × 600 @ 60 Hz 

37.879 

1056 

40.000 

00 

101 

 

800 × 600 @ 72 Hz 

48.077 

1040 

50.000 

01 

011 

 

800 × 600 @ 75 Hz 

46.875 

1056 

49.500 

01 

011 

 

800 × 600 @ 85 Hz 

53.674 

1048 

56.250 

01 

011 

XGA 

1024 × 768 @ 60 Hz 

48.363 

1344 

65.000 

01 

100 

 

1024 × 768 @ 70 Hz 

56.476 

1328 

75.000 

01 

100 

 

1024 × 768 @ 75 Hz 

60.023 

1312 

78.750 

01 

101 

 

1024 × 768 @ 80 Hz 

64.000 

1336 

85.500 

10 

011 

 

1024 × 768 @ 85 Hz 

68.677 

1376 

94.50 

10 

011 

SXGA 

1280 × 1024 @ 60 Hz 

60.020 

1688 

108.000 

10 

011 

 

1280 × 1024 @ 75 Hz 

80.000 

1688 

135.000 

10 

100 

 

1280 × 1024 @ 85 Hz 

91.100 

1730 

157.500 

11 

100 

UXGA 

1280 × 1024 @ 60 Hz 

75.000 

2160 

162.000 

11 

100 

 

1280 × 1024 @ 65 Hz 

81.300 

2160 

175.500 

11 

100 

 

1280 × 1024 @ 70 Hz 

87.500 

2160 

189.000 

11 

101 

 

1280 × 1024 @ 75 Hz 

93.800 

2160 

202.500 

11 

101 

                                                                    

1

 PLL divisor to the chip should be an odd integer; Chip divide ratio = Input N + offset of 1. 

2

 The VCO range and charge pump current settings are preliminary and may need slight adjustments. 

 

ESD CAUTION 

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the 
human body and test equipment and can discharge without detection. Although this product features 
proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy 
electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance 
degradation or loss of functionality. 

 

 

ORDERING GUIDE 

Model Package 

Description 

AD9888/PCB Evaluation 

Board 

 

 

© 2003 Analog Devices, Inc. All rights reserved. Trademarks and

 

 

registered trademarks are the property of their respective companies. 

 

C04329–0–7/03(0)

 

Содержание EVAL-AD9888EB

Страница 1: ... the right side Connector J3 POWER The EVAL AD9888EB contains three 3 3 V voltage regulators which supply power to the AD9888 s three power supplies refer to the AD9888 Data Sheet Best performance can be obtained from the AD9888 when the analog supply VD and the PLL supply PVD have their own regulators separate from the primary 3 3 V supply VDD The three regulators work nominally when supplied wit...

Страница 2: ...L AD988x device It also includes the display interface board configuration software and a PLL divisor calculator PLL Settings The PLL settings are contained in Registers 01h to 04h The PLL Divisor setting 12 bits can be set bit by bit the value toggles when clicking on the bit by setting a value in decimal for Registers 01h and 02h by setting the 12 bit value in decimal or by moving the control ba...

Страница 3: ... Sheet for a functional description of these bits SOG and Clamp Control Register 10h contains bits for controlling the SOG threshold and Clamp selection functions Register 11h contains bits for adjusting the Sync separator threshold The 5 bit Reg 10h7 3 SOG Threshold can be modified bit by bit by changing the 5 bit decimal value or by sliding the control bar The user can toggle each Clamp selectio...

Страница 4: ...00 P 1688 135 000 10 100 1280 1024 85 Hz 91 100 P 1730 157 500 11 100 UXGA 1280 1024 60 Hz 75 000 P 2160 162 000 11 100 1280 1024 65 Hz 81 300 P 2160 175 500 11 100 1280 1024 70 Hz 87 500 P 2160 189 000 11 101 1280 1024 75 Hz 93 800 P 2160 202 500 11 101 1 PLL divisor to the chip should be an odd integer Chip divide ratio Input N offset of 1 2 The VCO range and charge pump current settings are pre...

Отзывы: