Ampro LittleBoard 800, Справочное руководство

Страница: 44 / 96

Chapter 3 Hardware
38 Reference Manual LittleBoard 800
Pin # Signal Description
21 SD0 Secondary Disk Data 0 – Refer to SD3 on pin-2 for more information.
22 SD1 Secondary Disk Data 1 – Refer to SD3 on pin-2 for more information.
23 SD2 Secondary Disk Data 2 – Refer to SD3 on pin-2 for more information.
24 NU Not used (IOIS16*, connected through 10k ohm resistor to VCC)
25 NU Not used (CD2*, connected through 10k ohm resistor to VCC)
26 NU Not used (CD1*, connected through 10k ohm resistor to VCC)
27 SD11 Secondary Disk Data 11 – Refer to SD3 on pin-2 for more information.
28 SD12 Secondary Disk Data 12 – Refer to SD3 on pin-2 for more information.
29 SD13 Secondary Disk Data 13 – Refer to SD3 on pin-2 for more information.
30 SD14 Secondary Disk Data 14 – Refer to SD3 on pin-2 for more information.
31 SD15 Secondary Disk Data 15 – Refer to SD3 on pin-2 for more information.
32 SDCS3* Secondary Slave/Master Chip Select – This signal, along with CE1*, selects the
CompactFlash card and indicates to the card when a byte or word operation is
being performed. This signal always accesses the odd byte of the word.
33 NU Not used (VS1*, connected through 10k ohm resistor to VCC)
34 SIOR* Secondary I/O Read/Write Strobe – This signal is generated by the host and
gates the I/O data onto the bus from the CompactFlash card when the card is
configured to use the I/O interface.
35 SIOW* Secondary I/O Read/Write Strobe – This signal is generated by the host and
clocks the I/O data on the Card Data bus into the CompactFlash card controller
registers when the card is configured to use the I/O interface. The clock occurs
on the negative to positive edge of the signal (trailing edge).
36 NU Not used (WE*, connected through 10k ohm resistor to VCC)
37 IRQ15 Interrupt Request 15 – IRQ 15 is asserted by drive (CF) when it has a pending
interrupt (PIO transfer of data to or from the drive to the host).
38 VCC Voltage Jumper (JP3) – Selects voltage; pins 1-2 = +5V or pins 2-3 = +3.3V.
39 Mas/Slv* Master/Slave – This pin determines the Master or Slave configuration of the
CompactFlash by jumper (JP2) setting. When this pin is grounded (jumper
inserted pins 2-3), CF is configured as Master. When this pin is open (jumper
inserted pins 1-2), CF is configured as Slave (
Default ).
40 NU Not used (VS2*, connected through 10k ohm resistor to VCC)
41 CFRST* CF Reset – This input signal is the active low hardware reset from the host. If
this pin goes high, it is used as the reset signal. This pin is driven high at
power-up, causing a reset, and if left high will cause another reset.
42 SIORDY Secondary I/O DMA Channel Ready – When negated, extends the host transfer
cycle of any host register access when the CF is not ready to respond to a data
transfer request. High impedance if asserted.
43 NC Not Connected (InpAck)
44 NU Not used (REG*, connected through 10k ohm resistor to VCC)
45 NU Not used (ACT/SLV, connected through 10k ohm resistor to VCC)
46 SPDIAG Secondary Pass Diagnostic – This input / output signal is used in the
Master/Slave handshake protocol.