Chapter 1
Getting Started
differential pair must be terminated on the peripheral with LVPECL
termination for the buffer to drive PXIe_CLK100 so that when there is no
peripheral or a peripheral that does not connect to PXIe_CLK100, there is
no clock being driven on the pair to that slot.
An independent buffer drives PXIe_SYNC100 to the hybrid peripheral slot
and system timing slot. Refer to Figure 1-5 for the routing configuration of
PXIe_SYNC100. These clocks are matched in skew to less than 100 ps.
The differential pair must be terminated on the peripheral with LVPECL
termination for the buffer to drive PXIe_SYNC100 so that when there is no
peripheral or a peripheral that does not connect to PXIe_SYNC100, there
is no clock being driven on the pair to that slot.
Figure 1-5.
Distribution of PXI_CLK10, PXIe_CLK100, and PXIe_SYNC100
PXI_CLK10
PXI_CLK10_IN
PXIe_CLK100
PXIe_SYNC100
System Controller Slot (1)
PXI P
er
ipher
al Slot (2)
Hybr
id P
er
ipher
al Slot (3)
System
Timing Slot (4)
Hybr
id P
er
ipher
al Slot (5)
PXI P
er
ipher
al Slot (6)
PXI P
er
ipher
al Slot (7)
PXI P
er
ipher
al Slot (8)
10 MHz
REF IN
10 MHz
REF OUT
Manual
Sales:
+44 (0) 1273 570 220
Website:
www.amplicon.com
Email:
IT and Instrumentation for industry
Amplicon.com