Aiwa XP-R210 AHA, Руководство по обслуживанию

Страница: 22 / 28

Pin No. Pin Name I/O Description
49 AVSS1 I Analogue circuit GND.
50 OUTR O Rch audio output.
51 AVDD1 I Analogue circuit power.
52 FSEL I Noise filter ON/OFF switch input. “L” = ON, “H” = OFF.
53 TMOD1 I Terminal mode switch input terminal 1, Normally set to “L”.
54 TMOD2 I Terminal mode switch input terminal 2, Normally set to “L”.
55 FLAG O Flag signal output.
Command switch: Spindle servo phase synchronizing signal output.
56 CLVS/IPFLAG O “H” = CLV, “L” = Rough servo.
Interpolation flag signal output. “H” = Interpolation.
57 EXT0/ISRDATA I/O Command switch: Extension input/output port 0, SRDATA input.
58 EXT1/ILRCK I/O
Command switch: Extension input/output port 1, LRCK input.
“H” = Lch audio data, “L” = Rch audio data.
59 EXT2/IBCLK I/O Command switch: Extension input/output port 2, BCLK input.
60 TX O Digital audio interface output signal.
61 MCLK I Microcomputer command clock signal input. (data is latched at loading edge.)
62 MDATA I Microcomputer command data signal input.
63 MLD I Microcomputer command load signal input. “L” = Load.
64 BLKCK O
Sub-code block clock signal fBLKCK = 75 Hz. (in normal PLAY mode)
/CDTEXT SYNC signal (fDQSY = 300 Hz. (in normal PLAY mode)
65 SQCK/BCLK I/O Command switch: Sub-code Q resistor external clock input, SRDATA bit clock output.
66 SUBQ/LRCK O
Command switch: Sub-code Q data output, L, R discrimination signal output.
“H” = Lch audio data, “L” = Rch audio data.
67 DMUTE/SRDATA I/O Command switch: Muting input, “H” = MUTE. Serial data output.
Status signal (CRC, RESY, CLVS, NTTSTOP, SQOK, FLAG6, SENSE,NFLOCK
68 STAT O NTLOCK, BSSEL, SUBQ DATA, CDTEXT DATA, SHOCK RESISTANCE READ
DATA.
69 NRST I Reset input “L” = Reset.
70 SPPOL O Spindle motor drive signal output. (polar output)
71 PMCK O 88.2 KHz clock signal output.
72 SMCK O 4.2336 MHz clock signal output.
73 SUBC/SSYNC O Command switch: Sub-code serial output, Sector SYNC output.
74 SBCK/64FS I Command switch: Clock input for sub-code serial output, 64FS output.
75 NCLDCK O Sub-code frame clock signal output. (fCLDCK = 7.35 KHz)
76 NTEST I Test terminal normally set to “H”.
77 X1 I Quartz oscillator circuit input terminal f = 16.9344 MHz.
78 X2 O Quartz oscillator circuit output terminal f = 16.9344 MHz.
79 DVDD1 I Digital circuit power.
80 DVSS1 I Digital circuit GND.
- 22 -