Aiwa XP-R210 AHA, Руководство по обслуживанию

Страница: 21 / 28

Pin No. Pin Name I/O Description
1 DVDD - DRAM interface power (terminal No. 2 to 19).
2 ~ 3 D0 ~ 1 I/O DRAM data input/output signal 0 ~ 1.
4 NWE O DRAM write enable signal.
5 NRAS O DRAM RAS control signal.
6 ~ 7 D2 ~ 3 I/O DRAM data input/output signal 2 ~ 3.
8 NCAS0 O DRAM CAS control signal 0.
9 NCAS1 O
DRAM CAS control signal 1 ( when 1M or 4M x2 are used).
DRAM address signal 10 (when 16M DRAM is used).
10 ~ 14 A8 ~ 4 O DRAM address signal 8 ~ 4.
15 A9 O DRAM address signal 9.
16 ~ 19 A0 ~ 3 O DRAM address signal 0 ~ 3.
20 DVSS2 I Digital circuit GND.
21 DVDD2 I Digital circuit power.
22 SPOUT O Spindle motor driver signal output.
23 TRVM O Traverse drive output (+ polar output).
24 TRVP O Traverse drive output (- polar output).
25 TRM O Tracking drive output (+ polar output).
26 TRP O Tracking drive output (- polar output).
27 FOM O Focus drive output (+ polar output).
28 FOP O Focus drive output (- polar output).
29 FBAL O Focus balance adjustment output.
30 TBAL O Tracking balance adjustment output.
31 VREF I DA output reference voltage (FBAL, TBAL, DSLF2).
32 FE I Focus error signal input (analogue input).
33 TE I Tracking error signal input (analogue input).
34 RFENV I RF envelope signal input (analogue input).
35 OFT I Off track signal input. “H” = Off track.
36 NRFDET I RF detection signal input. “L” = Detected.
37 BDO I Drop out signal input. “H” = Drop out.
38 LDON O Laser ON signal output. “H” = ON.
39 ARF I RF signal input.
40 IREF I Reference current input terminal.
41 ADPVCC I AD reference voltage input (analogue input).
42 DSLF O DSL loop filter terminal.
43 DSLF2 O DSL unbalanced current correction.
44 PLLF O PLL loop filter terminal.
45 VCOF O Jitter free VCO loop filter terminal.
46 AVDD2 I Analogue circuit power. (for DSL, PLL, VCOF, AD, DA).
47 AVSS2 I Analogue circuit GND. (for DSL, PLL, VCOF, AD, DA).
48 OUTL O Lch audio output.
- 21 -
IC,MN662728RPT1