ADLINK Technology LEC-BT, Техническое описание

Страница: 17 / 46

Interfaces 11
LEC-BT
3.3 Camera (CSI)
The LEC-BT brings out two ports from the SoC for an MIPI-CSI 2.0 (serial) camera interface.
Port 1 receives input through the CSI0 pins on the SMARC connector, supporting one clock lane
and one data lane. Port 2 receives input through the CSI1 pins on the SMARC connector, sup-
porting one clock lane and four data lanes. Each lane operates at up to 1GT/s and supports
approximately 800 Mbit/s of actual pixels.
3.4 Audio (HDA)
The SoC provides an HDA controller, which communicates with internal or external CODECs
over the Intel HDA serial link. HDA signals are brought out through the I2S2 pins on the SMARC
connector and are multiplexed with LPE_I2S audio signals. When HDA is active, LPE audio is
disabled.
3.5 PCI Express (PCIe)
The CPU features four PCIe x1 ports, and the LEC-BT module uses three of them for the PCIe
interface and one of them for the Gigabit Ethernet interface. The PCIe interface supports the
PCIe Base Specification 2.0 with a maximum signal rate of 5 GT/s and can be configured to sup-
port PCIe edge cards or Express Cards.
3.6 Gigabit Ethernet
The on-board Intel I210IT Ethernet controller uses PCIe x1 (v2.1) bus signals from the CPU to
enable
10T/100TX/1000T operation through integrated MAC, PHY, and SGMII/SerDes interfaces.
3.7 USB Ports
The USB interface originates from two host controllers on the SoC that provide four USB 2.0
ports and one USB 3.0 port.
3.7.1 USB2.0
Three of the four USB 2.0 ports use the USB 0-2 pins on the SMARC connector (0 = client; 1 =
host; 2 = host.) The fourth USB 2.0 port is routed through the AFB-DIFF2 pins on the SMARC
connector, which map to the USB_DP/N [0] pins on the SoC.
3.7.2 USB 3.0
The USB 3.0 port uses the AFB_DIFF 0-1 pins on the SMARC connector, which map to the
USB3_TX/RX pins on the SoC. See Table 3-3.
3.8 SATA
The SATA interface provides two ports, one through the SATA0 pins (P48, P49, P51, and P52)
and one through the SATA1, AFB pins (S71, S72, S74, and S75) on the SMARC connector. The
interface supports 1.5Gb/s and 3.0Gb/s.