ADLINK Technology ETX-EV133, Руководство пользователя

Страница: 18 / 48

ETX-EV133 User’s Manual Page 18
7 System Resources
7.1 Interrupt Assignment
PCI and ISA interrupts supported by the VIA VT82C686B South Bridge are as follows:
ISA IRQ Edge/ Level Polarity Interrupt Source Notes
NMI Edge High SERR_L asserted
SMI Edge Low VT82C686B Hardware Monitor
IRQ0 Edge High Timer0 (1)
IRQ1 Edge High Keyboard
IRQ2 Edge High Cascade Interrupt from Slave Interrupt Controller
IRQ3 Edge High COM2
(2)
IRQ4 Edge High COM1
(2)
IRQ5 Edge Low PCI PnP IRQ
IRQ6 Edge High FDC
(2)
IRQ7 Edge High LPT1
(2)
IRQ8_L Edge Low Real Time Clock
(2)
IRQ9 Edge Low PCI PnP IRQ
IRQ10 Level Low PCI PnP IRQ
IRQ11 Level Low PCI PnP IRQ, USB
(3)
IRQ12 Edge High Mouse
(2)
IRQ13 Edge High FERR_L asserted
IRQ14 Edge High Primary IDE
(4)
IRQ15 Edge High Secondary IDE
(5)
Notes :
1 f Internally generated by the VT82C686B.
2 f Suggested. These interrupts are plug and play compatible and may be routed to any avail-
able interrupt.
3 f The USB interrupt is internally routed to the PIRQD# input of the VT82C686B.
4 f This interrupt is routed to the IRQ14 input of the VT82C686B.
5 f This interrupt is routed to the IRQ15 input of the VT82C686B.