cExpress-TL User’s Guide
PICMG COM.0 R3.0
Page 28
Copyright © 2021 ADLINK Technology, Inc.
4.3.3.1.
Single/Dual Channel LVDS (default)
Name
Pin #
Description
I/O
PU / PD
Comment
LVDS_A0-
LVDS_A1-
LVDS_A2-
LVDS_A3-
A71
A72
A73
A74
A75
A76
A78
A79
LVDS Channel A differential pairs
O LVDS
LV
LVDS_A_CK-
A81
A82
LVDS Channel A differential clock
O LVDS
LVDS_B0-
LVDS_B1-
LVDS_B2-
LVDS_B3-
B71
B72
B73
B74
B75
B76
B77
B78
LVDS Channel B differential pairs
O LVDS
LV
LVDS_B_CK-
B81
B82
LVDS Channel B differential clock
O LVDS
LVDS_VDD_EN
A77
LVDS panel power enable
O 3.3V
PD 100K
LVDS_BKLT_EN
B79
LVDS panel backlight enable
O 3.3V
PD 100K
LVDS_BKLT_CTRL
B83
LVDS panel backlight brightness control
O 3.3V
PD 100K
LVDS_I2C_CK
A83
DDC lines used for flat panel detection and control.
O 3.3V
PU 2k2 3.3V
LVDS_I2C_DAT
A84
DDC lines used for flat panel detection and control.
I/O 3.3V
PU 2k2 3.3V