54
GENE-5310 User Manual
DRAM Read Pipeline
The choices:
Enable, disable.
Sustained 3T Write
You may enable this field when pipelined burst synchronous
SRAM 9PBSRAM cache memory is installed. It enables sustain
three cycle write access for PBSRAM access at 66 or 75 MHz
Cache P/CPU W Pipeline
The choices:
Enable, disable.
SDRAM Cycle Length
This field sets the CAS latency timing.
The choices: 3, 2
Cache Timing
For a secondary cache of one bank, select faster. For a secondary
cache of two banks, select fastest.
The choices:
Fast, Fastest
Содержание Gene-5310
Страница 1: ...Gene 5310 All in One SubCompact Board Intel MMX CPU with LCD 2 Ethernet Audio TV Out LVDS 2 COM Ports...
Страница 18: ...Chapter 1 General Information 9 Board layout Reverse Side DIMM1 CN5...
Страница 19: ...1 0 Gene 5310 User Manual Board dimensions...
Страница 20: ...Chapter 1 General Information 11 Board dimensions Reverse Side...
Страница 23: ...1 4 Gene 5310 User ManualBC 599 596 Locating jumpers connectors Reverse side DIMM1 CN5...
Страница 24: ...Chapter 2 Installation 15 Mechanical Drawing...
Страница 25: ...1 6 Gene 5310 User ManualBC 599 596 Mechanical Drawing Reverse...
Страница 91: ...Gene 5310 User Manual 82...
Страница 95: ...86 Gene 5310 User Manual...